

Reference Schematics For RK3588S2

RK3588S2_Tablet_REF_SCH

Main Functions Introduction

- 1) Charger: 1Cell Battery_QC or 2Cell Battery_QC
- 2) PMIC: 1 x RK806-1+DiscretePower
- 3) RAM: 2 x 32bits LPDDR4/4x or 2 x 32bits LPDDR5
- 4) ROM: eMMC5.1(Default) or SPI Falsh
- 5) Support: 1 x Micro SD Card3.0
- 6) Support: 1 x Type-C 3.0(with DP function) +1 x USB2.0 HOST + 1 x USB3.0 HOST
- 7) Support: 1 x 4Lanes MIPI D/CPHY RX Camera
- 8) Support: 4 x 2Lanes MIPI DPHY RX Camera
- 9) Support: 1 x HDMI2.1 TX or 1 x eDP1.3 TX
- 10) Support: 2 x 4Lanes MIPI D/CPHY TX
- 11) Support: a/b/g/n/ac/ax 2T2R WIFI(PCIE) + BT5.0
Or: a/b/g/n/ac 2T2R WIFI(SDIO) + BT5.0
- 12) Support: 1 x Headphone + 2 x Speaker out + 1 x Analog MIC
- 13) Support: 2 x PDM MIC Array
- 14) Support: Gyroscope+G-sensor+Ambient Light+Proximity +Hall Sensor

Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK3588S2_Tablet_REF		
File:	00.Cover Page		
Date:	Monday, October 13, 2025	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:		1 of 53	

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram_PoweTree-1cell
Page 5	04.Block Diagram_PoweTree-2cell
Page 6	05.System Power Sequence
Page 7	06.Lower-Speed Bus Map
Page 8	07.USB Controller Configure Tab
Page 9	08.PCIE Fun Map
Page 10	10.RK3588S2_Power/GND
Page 11	11.RK3588S2_OSC/PLL/PMUIO
Page 12	12.RK3588S2 DDR Controler
Page 13	13.RK3588S2 Flash/SD Controller
Page 14	14.RK3588S2_USB20/USB30/DP PHY
Page 15	15.RK3588S2_SARADC/1.8V GPIO
Page 16	16.RK3588S2_MIPI Interface
Page 17	17.RK3588S2_HDMI/eDP Interface
Page 18	18.RK3588S2_PCIE2/SATA3/USB3 PHY
Page 19	19.RK3588S2_1.8V/3.3V GPIO
Page 20	20.Power_1Cell_QC(opt1)
Page 21	21.Power_2Cell_QC(opt2)
Page 22	22.Power-PMIC_RK806-1
Page 23	23.Power_Ext Discrete
Page 24	24.RTC
Page 25	25.USB20/USB30 HOST Port
Page 26	38.DRAM-LPDDR4/4X_200P_2X32bit
Page 27	39.DRAM-LPDDR5X_315P_2X32bit
Page 28	40.Flash Power
Page 29	41.eMMC Flash
Page 30	42.Flash-Micro-SD Card
Page 31	43.Flash-SPI FLASH(opt)
Page 32	44.VI-CAM1_MIPI_DPHY1-RX
Page 33	46.VI-CAM2_MIPI_DPHY0-RX
Page 34	47.VI-CAM3_MIPI_D/CPHY1-RX
Page 35	48.VI-CAM3_MIPI_D/CPHY1-RX(opt)
Page 36	49.VI-CAM4_SL Module
Page 37	50.VO-HDMI2.1_TX
Page 38	51.VO-LCM_eDP1.3_TX
Page 39	52.VO-LCM_MIPI_D/CPHY0_TX
Page 40	53.VO-LCM_MIPI_D/CPHY0_TX(opt)
Page 41	54.VO-LCM_Dual MIPI_D/CPHY TX
Page 42	59.TP Connector_COF(I2C)
Page 43	62.WIFI/BT-SDIO_2T2R(opt1)
Page 44	63.WIFI/BT-PCIe_2T2R(opt2)
Page 45	70.Audio Codec
Page 46	71.Audio Codec(opt)
Page 47	72.Audio-Loopback
Page 48	73.SPK PA
Page 49	77.Audio-DMIC Array
Page 50	90.Sensor
Page 51	92.KEY Array
Page 52	93.UART Debug
Page 53	99.Mark/Heatsink

Note

The power suffix S0 or S3 means:
S3: Keep power On during sleeping
S0:Power off during sleeping

Generate Bill of Materials

Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:

{Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}

Description

Note

Option

Notes

NOTE 1:
Component parameter description
1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:
Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK3588S2_Tablet_REF		
File:	01.Index and Notes		
Date:	Monday, October 13, 2025		Rev: V10
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	2 of 53

Revision History


Version	Date	By	Change Dscription	Approved
V1.0	2023-12-14	Joseph.Wei	1:Revision preliminary version	

Rockchip Confidential


Rockchip Electronics Co., Ltd

Project:	RK3588S2_Tablet_REF			
File:	02.Revision History			
Date:	Monday, October 13, 2025		Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet: 3 of 53


RK3588S2 Tablet Ref Block Diagram for 1-Cell Charger



Power tree for 1-Cell Charger



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC_SYSIN	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	HDMI_VDDA0V85_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.8V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.8V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.8V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin V37 Y37	1.8V or 3.3V	PMUIO2_1V8	VCC_1V8_S3	1.8V
EMMCIO	Pin V35 V36	1.8V Only	PMUIO2	VCC_1V8_S3	1.8V
	Pin AC35		EMMCIO_1V8	VCC_1V8_S0	1.8V
	Pin AC36				
VCCIO1	Pin H31	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AK11	1.8V or 3.3V	VCCIO2_1V8	VCC_1V8_S0	1.8V
	Pin AK10		VCCIO2	VCC_1Q_S0	1.8V/3.3V
VCCIO4	Pin G27 G28	1.8V or 3.3V	VCCIO4_1V8	VCC_1V8_S0	1.8V
	Pin G31		VCCIO4	VCC_3V3_S0	1.8V
VCCIO5	Pin AF35 AF36	1.8V or 3.3V	VCCIO5_1V8	VCC_1V8_S0	1.8V
	Pin AC33 AC34		VCCIO5	VCC_1V8_S0	1.8V
VCCIO6	Pin A334	1.8V or 3.3V	VCCIO6_1V8	VCC_1V8_S0	1.8V
	Pin AL33 AM33		VCCIO6	VCC_3V3_S0	3.3V

Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd


Project: RK3588S2_Tablet_REF

File: 05.System Power Sequence


Date: Monday, October 13, 2025 Rev: V10

Designed by: Joseph Reviewed by: <Checker> Sheet: 6 of 53

I2C MAP





UART MAP




Controller Name	Pin Name	Type-C Function	DPxLane=USB20_OTG		USB20_OTG+DPxLane Function		USB20_OTG+DPxLane Function		USB20_OTG+DPxLane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB20 OTG Device or Host	TPPAC0_SBU1/OTG_ASNP	TPPAC0_SBU1	DP0_ASNP	DP0_ASNP	DP0_ASNP	DP0_ASNP	DP0_ASNP	DP0_ASNP	DP0_ASNP	DP0_ASNP
	TPPAC0_SBU2/OTG_ASNP	TPPAC0_SBU2	DP0_ASNP	DP0_ASNP	DP0_ASNP	DP0_ASNP	DP0_ASNP	DP0_ASNP	DP0_ASNP	DP0_ASNP
	TPPAC0_SERIF1/OTG_TXDP	TPPAC0_SERIF1P	DP0_TXDP	DP0_TXDP	TPPAC0_SERIF1P	DP0_TXDP	DP0_TXDP	DP0_TXDP	DP0_TXDP	DP0_TXDP
	TPPAC0_SERIF2/OTG_TXDN	TPPAC0_SERIF2P	DP0_TXDN	DP0_TXDN	TPPAC0_SERIF2P	DP0_TXDN	DP0_TXDN	DP0_TXDN	DP0_TXDN	DP0_TXDN
	TPPAC0_SERIF3/OTG_TXLP	TPPAC0_SERIF3P	DP0_TXLP	DP0_TXLP	TPPAC0_SERIF3P	DP0_TXLP	DP0_TXLP	DP0_TXLP	DP0_TXLP	DP0_TXLP
	TPPAC0_SERIF4/OTG_TXLM	TPPAC0_SERIF4P	DP0_TXLM	DP0_TXLM	TPPAC0_SERIF4P	DP0_TXLM	DP0_TXLM	DP0_TXLM	DP0_TXLM	DP0_TXLM
USB20 OTG0 Device or Host	TPPAC0_SERIF5/OTG_TXSP	TPPAC0_SERIF5P	DP0_TXSP	DP0_TXSP	TPPAC0_SERIF5P	DP0_TXSP	DP0_TXSP	DP0_TXSP	DP0_TXSP	DP0_TXSP
	TPPAC0_SERIF6/OTG_TXSN	TPPAC0_SERIF6P	DP0_TXSN	DP0_TXSN	TPPAC0_SERIF6P	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN
	TPPAC0_SERIF7/OTG_TXRM	TPPAC0_SERIF7P	DP0_TXRM	DP0_TXRM	TPPAC0_SERIF7P	DP0_TXRM	DP0_TXRM	DP0_TXRM	DP0_TXRM	DP0_TXRM
	TPPAC0_SERIF8/OTG_TXRM	TPPAC0_SERIF8P	DP0_TXRM	DP0_TXRM	TPPAC0_SERIF8P	DP0_TXRM	DP0_TXRM	DP0_TXRM	DP0_TXRM	DP0_TXRM
	TPPAC0_OTG0_OTG_DP	TPPAC0_OTG0_OTG_DP	TPPAC0_OTG0_OTG_DP	TPPAC0_OTG0_OTG_DP	TPPAC0_OTG0_OTG_DP	TPPAC0_OTG0_OTG_DP	TPPAC0_OTG0_OTG_DP	TPPAC0_OTG0_OTG_DP	TPPAC0_OTG0_OTG_DP	TPPAC0_OTG0_OTG_DP
	TPPAC0_OTG0_OTG_DM	TPPAC0_OTG0_OTG_DM	TPPAC0_OTG0_OTG_DM	TPPAC0_OTG0_OTG_DM	TPPAC0_OTG0_OTG_DM	TPPAC0_OTG0_OTG_DM	TPPAC0_OTG0_OTG_DM	TPPAC0_OTG0_OTG_DM	TPPAC0_OTG0_OTG_DM	TPPAC0_OTG0_OTG_DM
USB20 OTG2 Device or Host	PCIE2_0_TXP/ATA10A_2_TXP/USB3_2_STXP		OPTION1		OPTION2					
			USB20_0_STXP		USB20_2_STXP					
	PCIE2_0_TXN/ATA10A_2_TXN/USB3_2_STSN		OPTION1		OPTION2					
			USB20_0_STSN		USB20_2_STSN					
	PCIE2_0_RXP/ATA10A_2_RXP/USB3_2_SXP		OPTION1		OPTION2					
			USB20_0_SXP		USB20_2_SXP					
USB20 HOST0	USB20_HOST0_DP		OPTION1		OPTION2					
			USB20_HOST0_DP		USB20_HOST0_DP					
USB20 HOST1	USB20_HOST1_DP		OPTION1		OPTION2					
			USB20_HOST1_DP		USB20_HOST1_DP					

Note:

DP Lane swap enable
0:Lane0/1/2/3 Tadaata mapping to Lane0/1/2/3 TX2P/N
1:Lane0/1/2/3 Tadaata mapping to Lane2/3/0/1 TX0P/N




PCIe/SATA Connector Diagram



PCIe Controller Configure Table


Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN

PCIe2.0 REFCLK



Note:
PCIE20_*_REFCLKP/N is output or input gpio
M*=Mean to M0 or M1 or M2,It's the same source,Just multiplex to M0 or M1 or M2,Only use one at the same time.

Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package





RK3588S2 (OSC/PLL/PMUIO1)

Note:
Adjusted the load capacitance according to the crystal specification

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.


$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$
Total CL<=12pF

Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package




RK3588S2 (DDR PHY)

U1000A




SOC RK3588S2

DDR FILTER



U1000B




SOC RK3588S2

Rockchip Confidential


Rackchip Rockchip Electronics Co., Ltd

Project:	RK3588S2_Tablet_REF		
File:	12.RK3588S2 DDR Controller		
Date:	Monday, October 13, 2025	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	12	of	53

RK3588S2 (EMMCIO Domain)



RK3588S2 (VCCIO2 Domain)




RK3588S2 (USB3.0/DP1.4)

USB30/DP1.4 Alt Mode Configuration


Option1	DP x4Lane	DP_TX_Lane0-3
Option2	TYPEC x4Lane	SSTX 1P/1N SSTX 2P/2N SSRX 1P/1N SSRX 2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30:SSTX 1P/1N SSRX 1P/1N DP:Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:SSTX 2P/2N SSRX 2P/2N DP:Lane0 Lane1

DP Lane
Swap Off:
Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N
Swap On:
Lane0/1/2/3_TXdata mapping to Lane2/3/0/1_TXDP/N



RK3588S2 (USB2.0)


USB2.0 OTG of TYPECO HS/FS/LS Download Port




USB2.0 HOST0 HS/FS/LS



USB2.0 HOST1 HS/FS/LS



USB2.0 POWER



USB20 Differential Pair:
DATE:90 Ohm +10%

Note:

The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 24K ohm resistor.The VBUSDETpin voltage range <=3.3V.

Note:

TYPECO_USB20_OTG:
DP/DM:Must used for download
ID:According to demand,if not used,Leave floating
VBUSDET:Must provide
REXT:200ohm 1% resistor must be connected externally
Power: Must supply power

USB20_HOST0/USB20_HOST1:

If not used:
DP/DM:Leave floating
REXT:Leave floating

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd


Project: RK3588S2_Tablet_REF

File: 14.RK3588S2_USB20/USB30/DP PHY


Date: Monday, October 13, 2025 **Rev:** V10

Designed by: Joseph **Reviewed by:** <Checker> **Sheet:** 14 of 53

RK3588S2 (SARADC/OTP/TSADC)




BOOT MODE CONFIG




Item	Rup	Rdown	ADC	BOOT MODE(saradc_in5)
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	20K	682	SD Card-USB
LEVEL3	100K	51K	1365	EMMC-USB
LEVEL4	100K	100K	2047	FSPI M0-USB
LEVEL5	100K	200K	2730	FSPI M1-USB
LEVEL6	100K	499K	3412	FSPI M2-USB
LEVEL7	100K	DNP	4095	FSPI M2-FSPI M0-EMMC-SD Card-USB

BOARD ID CONFIG




Item	Rup	Rdown	ADC	VERSION
LEVEL1	DNP	100K	0	V1.0
LEVEL2	100K	20K	682	V2.0
LEVEL3	100K	51K	1365	V3.0
LEVEL4	100K	100K	2047	V4.0
LEVEL5	100K	200K	2730	V5.0
LEVEL6	100K	499K	3412	V6.0
LEVEL7	100K	DNP	4095	V7.0

RK3588S2 (VCCIO1 Domain)




Note:
Caps of between dashed green lines should be placed under the U1000 package

RK3588S2 (MIPI_DPHY CSI RX)




RK3588S2 (MIPI_D/C PHY0)



Default
MIPI_DPHY0_TX

RK3588S2 (MIPI_D/C PHY1)



Note:
The Port also support MIPI_CPHY1_TX,if need
please Refer to the circuit of MIPI_CPHY0_TX

TX and RX port must
work in the same mode,
DPHY or CPHY

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:
When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package

Note:
Suggest Using 1/2 lane mode
Using 4Lane is limited,
Please refer to the hardware
design guide for details.

RK3588S2 (HDMI2.1 TX/eDP1.3 TX)

Note:

The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

eDP TX
100 Ohm $\pm 10\%$

U1000Q

HDMI TX/eDP1.3 MUX Port0

HDMI:V2.1 12Gbps
eDP: V1.3 5.4Gbps

HDMI_TX0_D0P/EDP_TX0_D0P
HDMI_TX0_D0N/EDP_TX0_D0N

HDMI_TX0_D1P/EDP_TX0_D1P
HDMI_TX0_D1N/EDP_TX0_D1N

HDMI_TX0_D2P/EDP_TX0_D2P
HDMI_TX0_D2N/EDP_TX0_D2N

HDMI_TX0_D3P/EDP_TX0_D3P
HDMI_TX0_D3N/EDP_TX0_D3N

HDMI_TX0_SBDP/EDP_TX0_AUXP
HDMI_TX0_SBDN/EDP_TX0_AUXN

BB4
BA4
BA5
BB5
BB7
BA7
BA2
BB2
BA1
AY1
AY3
HDMI/eDP_TX0_REXT
R1708
1
2
8.2K
1%
R0201
HDMI_VDDA0V85_S0

POWER

HDMI/EDP_TX0_VDD_0V75_1
HDMI/EDP_TX0_VDD_0V75_2

HDMI/EDP_TX0_AVDD_0V75

HDMI/EDP_TX0_VDD_IO_1V8
HDMI/EDP_TX0_VDD_CMN_1V8

AM13
AN12
C1710
100nF
X5R
10V
C0201
C1711
4.7uF
X5R
6.3V
C0402
AN10
C1712
100nF
X5R
10V
C0201
C1725
1uF
X5R
4V
C0201
AK12
AL14
C1713
100nF
X5R
10V
C0201
C1714
4.7uF
X5R
6.3V
C0402
VCCA_1V8_S0
C1716
4.7uF
X5R
6.3V
C0402
C1718
10uF
X5R
6.3V
C0603
Actual Setting 0.8375V

Note:

If not used:
Signal:leave floating
Power: Floating or tie to VSS

Note:

Caps of between dashed green lines and U1000
should be placed under the U1000 package

SOC_RK3588S2

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK3588S2_Tablet_REF

File: 17.RK3588S2_HDMI/eDP Interface

Date: Monday, October 13, 2025 Rev: V10

Designed by: Joseph Reviewed by: <Checker> Sheet: 17 of 53

RK3588S2 (PCIE20/SATA30/USB30)



PCIE2.0 PHY

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN

Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd


Project: RK3588S2_Tablet_REF

File: 18.RK3588S_PCIE2/SATA3/USB3_PHY


Date: Monday, October 13, 2025 Rev: V10

Designed by: Joseph Reviewed by: <Checker> Sheet: 18 of 53


RK3588S2 (VCCIO4 Domain)



RK3588S2 (VCCIO6 Domain)




RK3588S2 (VCCIO5 Domain)





Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package


PMIC1 RK806-1




PMIC RK806-1 BUCK



PMIC RK806-1 Managerment




PMIC RK806-1 LDO




Rockchip Confidential			
		Rockchip Electronics Co., Ltd	
Project:	RK3588S2_Tablet_REF		
File:	22.Power-PMIC_RK806-1		
Date:	Monday, October 13, 2025	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Check>
		Sheet:	22 of 53


VDD_CPU_BIG0




VDD_CPU_BIG1




VDD_NPU



VCC_1V1_NLDO



VCC_3V3_S0



Load Switch





Load Switch should Select a discharge resistor with a discharge resistance less than 50ohm

Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd


Project:	RK3588S2_Tablet_REF		
File:	23.Power_Ext Discrete		
Date:	Monday, October 13, 2025	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	23 of 53

DRAM-LPDDR4/4x_2X32bit



Flash Power




→ PWR_CTRL




Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK3588S2_Tablet_REF		
File:	40.Flash Power		
Date:	Monday, October 13, 2025		Rev: V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:		28 of 53	




eMMC Flash



Rockchip Confidential



SPI FLASH



Note:
When using SPI FLASH with only 1 bit, it needs to be stuffed.


Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3588S2_Tablet_REF			
File:	43.Flash-SPI FLASH(opt)			
Date:	Monday, October 13, 2025			Rev: V10
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet: 31 of 53

PCB Mark Point






Mechanical Hole



Heatsink

Shield



Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK3588S2_Tablet_REF				
File:	99.Mark/Heatsink				
Date:	Monday, October 13, 2025			Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	53 of 53