

REF Schematic for RK3568

Main Functions Introduction

- 1)PMIC: RK809-5+DiscretePower
- 2)RAM: DDR4 2x16Bit-----Default
Option:LPDDR4/4x 1X32bit(200ball)
Option:DDR3 4x16bit
Option:DDR3 4x16bit+2x16bit ECC
Option:DDR4 2x16bit+1x16bit ECC
Option:LPDDR3 1x32bit(178ball)
Option:DDR4 4x16bit
- 3)ROM: eMMC-----Default
Option:Nand Flash
Option:SPI Flash
- 4)Support:1 x Micro SD Card3.0
- 5)Support:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2 -----Default
Option:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
- 6)Support:1 x USB2.0 HOST2+ 1 x USB2.0 HOST3 -- -----Default
- 7)Support:4G module Via MiniPCIe2.0 Slot With PCIE2.0 and USB2.0 HOST3 function -----Option
- 8)Support:2 x 1Lane PCIe3.0 Connector (RC Mode) -----Default
Option:1 x 2Lanes PCIe3.0 Connector (RC Mode)
Option:1 x 2Lanes PCIe3.0 Connector (EP Mode)
- 9)Support:1 x HDMI2.0 TX
- 10)Support:1 x LCM MIPI DSI TX0 -----Default
Option:1 x LCM MIPI DSI TX1
Option:1 x LCM LVDS TX
Option:1 x LCM Dual MIPI DSI TX
Option:1 x LCM eDP TX
- 11)Support:1 x VGA OUT -----Default
- 12)Support:1 x 4Lanes Camera MIPI CSI RX -----Default
Option:2 x 2Lanes Camera MIPI CSI RX
Option:1 x HDMI1.4 RX(HDMI to MIPI CSI)
- 13)Support:a/b/g/n/ac 2X2 SDIO WIFI5+BT5.0+PCM -----Default
Option:a/b/g/n/ac 1X1 SDIO WIFI+BT+PCM
Option:a/b/g/n/ac/ax 2X2 PCIe WIFI6+BT5.0+PCM
- 14)Support:1 x 10/100/1000M Ethernet(RGMII1_M1) -----Default
Option:1 x 10/100/1000M Ethernet(RGMII0) or 1 x 10/100M Ethernet(RMII0)
Option:1 x 10/100/1000M PCIe Ethernet Card or 2 x 10/100/1000 Ethernet(QSGMII) or 1 x 10/100/1000 Ethernet(SGMII)
- 15)Support:1 x Headphone output -----Default
- 16)Support:1 x ECM MIC + 1 x Speaker out -----Default
Option:4 x MEMS MIC + 1 x Speaker out + Loopback or 2 x MEMS MIC + 1 x Speaker out + Loopback
Option:4 x MEMS MIC + 2 x Speaker out + Loopback
- 17)Support:1 x IR Receiver -----Default
- 18)Support:Array Key (MENU,VOL+,VOL-,ESC) ,Reset,Power on/off Key
- 19)Support:3 x UART + 1 x RS485 + 1 x CAN FD (Option)
- 20)Support:Debug UART and ARM JTAG

ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	00.Cover Page		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	0 of 40

Table of Content

Page 1	00.Cover Page	Default
Page 2	01.Index and Notes	Default
Page 3	02.Revision History	Default
Page 4	03.Block Diagram	Default
Page 5	04.Power Diagram	Default
Page 6	05.Power Sequence	Default
Page 7	06.IO Power Domain Map	Default
Page 8	07.UART Map/GMAC0/1 Path Map	Default
Page 9	08.I2C Bus Map	Default
Page 10	09.PCIE30/MULTI_PHY/VOP Fun Map	Default
Page 11	10.RK3568_Power/GND	Default
Page 12	11.RK3568_DDR PHY	Default
Page 13	12.RK3568_OSC/PLL/PMUIO	Default
Page 14	13.RK3568_Flash/SD Controller	Default
Page 15	14.RK3568_USB/PCIE/SATA PHY	Default
Page 16	15.RK3568_SARADC/GPIO	Default
Page 17	16.RK3568_VI Interface	Default
Page 18	17.RK3568_VO Interface_1	Default
Page 19	18.RK3568_VO Interface_2	Default
Page 20	19.RK3568_Audio Interface	Default
Page 21	20.Power_DC IN	Default
Page 22	21.Power_PMIC	Default
Page 23	22.Power_Ext Discrete/RTC IC	Default
Page 24	23.Power_Flash Power Manage	Default
Page 25	25.USB2/USB3 Port	Default
Page 26	31.DRAM-DDR3_4X16Bit_96P	Option
Page 27	32.DRAM-DDR3_4X16+ECC_2X16_96P	Option
Page 28	33.DRAM-DDR4_2x16bit_96P	Default
Page 29	34.DRAM-DDR4_4x16Bit_96P	Option
Page 30	35.DRAM-DDR4_96P_2X16+ECC_1X16	Option
Page 31	36.DRAM-LPDDR3_1X32bit_178P	Option
Page 32	38.DRAM-LPDDR4X_1X32bit_200P	Option
Page 33	40.Flash-eMMC Flash	Default
Page 34	41.Flash-Nand Flash	Option
Page 35	42.Flash-MicroSD Card	Default
Page 36	43.Flash-SPI Flash	Option
Page 37	45.VI-Camera_Power	Default
Page 38	47.VI-Camera_MIPI_CSI_1x 4Lanes	Default
Page 39	48.VI-Camera_MIPI_CSI_2x 2Lanes	Option
Page 40	49.VI-HDMI1.4 RX(To MIPICSI RX)	Option
Page 41	50.VO-HDMI2.0 TX	Default
Page 42	52.VO-LCM_MIPI_DSI_TX0/TX1	Default
Page 43	53.VO-LCM_Dual MIPI_DSI TX	Option
Page 44	54.VO-LCM_LVDS TX	Option
Page 45	56.VO-LCM_eDP TX	Option
Page 46	58.TP Connector_COF	Default
Page 47	59.VO-VGA Output(eDP To VGA)	Default
Page 48	60.WIFI/BT-SDMMC1_1T1R + UART	Option
Page 49	62.WIFI/BT-SDMMC1_2T2R + UART	Default
Page 50	64.WIFI6/BT-PCIE_2T2R + UART	Option
Page 51	65.Ethernet-FEPHY_RMII0	Option
Page 52	67.Ethernet-GEPHY_RGMII0	Option
Page 53	68.Ethernet-GEPHY_RGMII1_M1	Default

Page 54	69.Ethernet-PCIE Ethernet	Option
Page 55	70.Audio-Headphone Port	Default
Page 56	71.Audio-SingleMic+RK809_SPK	Default
Page 57	72.Audio-MicArray+RK809_SPK	Option
Page 58	74.Audio-MicArray+EXT_Dual_SPK	Option
Page 59	82.SATA-SATA3.0 Slot_7P	Default
Page 60	83.PCIE-PCIE2.0_1x1Lane_RC_36P	Option
Page 61	84.PCIE-PCIE3.0_1x2Lanes_RC_64P	Option
Page 62	85.PCIE-PCIE3.0_2x1Lane_RC_32P	Default
Page 63	86.PCIE-PCIE3.0_1x2Lanes_EP_64P	Option
Page 64	87.MiniPCIE2.0 Slot_With 4G Fun	Option
Page 65	88.Ethernet-GEPHY_SGMII	Option
Page 66	89.Ethernet-GEPHY_QSGMII	Option
Page 67	90.IR Receiver	Default
Page 68	91.Debug_UART	Default
Page 69	92.KEY Array/SARADC	Default
Page 70	93.LED/HW_ID/BOM_ID	Default
Page 71	95.UART/RS485/CAN Port	Default
Page 72	99.Mark/Hole/Heatsink	Default
Page 73		
Page 74		
Page 75		
Page 76		

Description

Note

Option

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.


ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	01.Index and Notes		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	1 of 40

Revision History


Version	Date	By	Change Dscription	Approved
V1.0	2021-02-04	Zhangdz	1:Revision preliminary version	
V1.1	2021-06-11	Zhangdz	1:Change content Please Refer to: RK3568_AIoT_REF_SCH_V11_20210611_Modify_Notes	
V1.1	2024-03-05		20页：R2020 改为49.9K 5V 改成3.3V 36页：R3609 R3617 R6978 R6973 R6961 R6956 R6996 R6990 改成10K 删除R3611 R3614 R6972 R6971 R6955 R6953 R6989 R6987 0R电阻 删除D3710 D3600 D3709 D3711 增加LS1 LS2 LS3 LS4 增加CS1 CS2 CS3 CS4 CS5 CS6 CS7 CS8 增加DS1 DS2 DS3 DS4 增加F1 F2 F3 F4 F5 F6 F7 F8 增加 JS1 JS2 BOM 相应增加2.54MM两个跳帽 删除：ED3603 ED3602 ED3711 ED3710 ED3709 ED3708 ED3713 ED3712 删除：D3602 L2000改成L4040封装 4.7UH 增加：RS1 RS2 RS3 RS4 RS5 RS6 RS7 RS8 10K R0402 增加US1 US2 GT4946BEY SOP8 增加PC1 PC2 PC3 PC4 EL817S1 增加：DS5 DS6 DS7 DS8 DS9 DS10 DS11 DS12 增加：RD1 RD2 RD3 RD4 RD5 RD6 RD7 RD8 RD9 RD10 RD11 RD12 RD13 RD14 RD15 RD16 增加：QS1 QS2 QS3 QS4 三极管3904 SOT23 增加：R10008 0R 删除：R3649 R3650 R3646 R3647 删除：ZD2001 ZD2002 ZD2003 ZD2004 预留U9506 这一路电源不上件 接显示屏或者摄像头时候上	

ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	02.Revision History		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	2 of 40


RK3568 Ref Block Diagram(Default configuration)



Rockchip Confidential



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DD84)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (SD1+3.3V,SD0+1.8V)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

IO Domain	Pin Num	Support IO Voltage		Notes	Default IO Domain Voltage		
		3.3V	1.8V		Supply Power Net Name	Power Source	Voltage
PMUIO0 (PMUPLL_AVDD_1V8)	Pin Y21	✗	✓	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA1V8_PMU	VCCA1V8_PMU	1.8V
PMUIO1	Pin Y20	✓	✗	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMU	VCC3V3_PMU	3.3V
PMUIO2	Pin W19	✓	✓	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMU	VCC3V3_PMU	3.3V
VCCIO1	Pin H17	✓	✓	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_ACODEC	VCCIO_ACODEC	3.3V
VCCIO2	Pin H18	✓	✓	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware,namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
VCCIO3	Pin L22	✓	✓	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
VCCIO4	Pin J21	✓	✓	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO4	VCC_1V8	1.8V
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO6	VCC_1V8	1.8V
VCCIO7	Pin V12	✓	✓	VCCIO7 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V

For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.


If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

Notes

- [1]:When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.
- [2]:When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.
If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;
When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.
If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.
- [3]:When VCCIO3 IO domain is assigned as SD card function,:
If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode.
If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V.
When VCCIO3 IO domain is assigned as other function,:
Such as uart5 and uart6, then note [2] should be followed


Default UART Map

RK3568




GMAC0/1 Path Map

Rockchip Confidential



Note:

M0 M1 M2 indicates that the same function is multiplexed to different IO
When selecting, only M0 or M1 or M2 can be selected
eg:Not supported UART1_TX_M0 and UART1_RX_M1 combination




It is suitable for other interfaces

Shenzhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	07.UART Map/GMAC0/1 Path Map		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	7 of 40


Default I2C Map

Note:
M0 M1 M2 indicates that the same function is multiplexed to different IO. When selecting, only M0 or M1 or M2 can be selected
eg:
Not supported I2C1_SCL_M0 and I2C1_SDA_M1 combination


RK3568




MULTI_PHY0/1/2 Path Map




VOP Path Map



USB3.0 OTG0




USB3.0 HOST1




PCIe3.0 PHY

Option1	PCIe3.0 x2Lane	PCIe30_REFCLK (RC/EP:input)	PCIe30_TX0 PCIe30_RX0 PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn	RC or EP
Option2	PCIe3.0 x1Lane + PCIe3.0 x1Lane	PCIe30_REFCLK (RC:input)	PCIe30_TX0 PCIe30_RX0 PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn	Only RC
				PCIe30X1_CLKREQn PCIe30X1_WAKEn PCIe30X1_PERSTn PCIe30X1_BUTTONRSTn	Only RC

PCIe3.0 REFCLK-RC Mode




PCIe3.0 REFCLK-EP Mode








PCIe2.1 PHY

MULTI_PHY2	PCIe2.1 x1Lane	PCIe20_REFCLK (RC:output)	PCIe20_TX PCIe20_RX	PCIe20_CLKREQn PCIe20_WAKEn PCIe20_PERSTn PCIe20_BUTTONRSTn	Only RC
------------	----------------	---------------------------	------------------------	--	---------

PCIe2.1 REFCLK-RC Mode



RK3568_ABCDE (Power&Gnd)



Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package

Rockchip Confidential


ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	10.RK3568_Power/GND		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	10 of 40

40

RK3568_G (OSC/PLL/PMUIO1/2)

Note:

Adjusted the load capacitance according to the crystal specification.



Note:

If PMUIO2 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the PMUIO2 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of PMUIO2 will be abnormally.

The PMUIO2 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of PMUIO2 will be damaged!

If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential

Shenzhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	12.RK3568_OSC/PLL/PMUIO		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	12 of 40

RK3568_I (VCCIO2 Domain)




Note:

For eMMC or Nand Flash:
If eMMC D0/FLASH D0=0V at after power on and reset,
then system will enter into Maskrom mode.

Layout note:

Test point must be placed on the line, and no branch can be added



Note:

For SPI Flash:
If FSPI_CLK=0V at after power on and reset,
then system will enter into Maskrom mode.

Note:

Reserve TestPoint for put the system into Maskrom mode to update the firmware
When writing mismatched firmware or other conditions result in boot failure,
use this test point


Except in this case, please use Recovery Key
Put the system into loader mode to update the firmware

Note:

"FLASH_VOL_SEL" status and
VCCIO_FLASH power supply voltage must match
otherwise the IO function of VCCIO2 will be abnormally
or
the IO of VCCIO2 will be damaged!

When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship,
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.

RK3568_J (VCCIO3 Domain)



UART&CAN&JTAG

Note:

Caps of between dashed green lines and U1000
should be placed under the U1000 package

Note:

If VCCIO3 domain power voltage is adjusted,
the software DTS configuration must be
updated synchronously,
otherwise the IO may be damaged!


If the VCCIO3 hardware has been modified to
1.8V power supply, and the corresponding
DTS must be modified to 1.8V configuration,
otherwise the IO function of VCCIO3
will be abnormally.

The VCCIO3 hardware has been modified to
3.3V power supply, if the software DTS
configuration is still 1.8V configuration,
the IO of VCCIO3 will be damaged!

If a board needs to be compatible
with two voltage choices,
recommended to enable BOM_ID

ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	13.RK3568_Flash/SD Controller		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	13 of 40

RK3568_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)



Note:
Caps of between dashed green lines should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


Rockchip Confidential

QSGMII can choose:
QSGMII_TXP_M0/QSGMII_TXN_M0
QSGMII_RXP_M0/QSGMII_RXN_M0
or
QSGMII_TXP_M1/QSGMII_TXN_M1
QSGMII_RXP_M1/QSGMII_RXN_M1


SGMII can choose:
SGMII_TXP_M0/SGMII_TXN_M0
SGMII_RXP_M0/SGMII_RXN_M0
or
SGMII_TXP_M1/SGMII_TXN_M1
SGMII_RXP_M1/SGMII_RXN_M1

See "07. UART Map/GMAC0/1 Path Map"
GMAC0/1 Path Map

RK3568_V (USB2.0 HOST)



RK3568_W (PCIE3.0 x2)



ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	14.RK3568_USB/PCIE/SATA PHY		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	14 of 40

RK3568_K (VCCIO4 Domain)

U1000K

VCCIO4 Domain

Operating Voltage=1.8V/3.3V

SDMMC1_D0	/ GMAC0_RXD2	/ UART6_RX_M0	/ GPIO2_A3_u
SDMMC1_D1	/ GMAC0_RXD3	/ UART6_TX_M0	/ GPIO2_A4_u
SDMMC1_D2	/ GMAC0_RXCLK	/ UART7_RX_M0	/ GPIO2_A5_u
SDMMC1_D3	/ GMAC0_TXD0	/ UART7_TX_M0	/ GPIO2_A6_u
SDMMC1_CMD	/ GMAC0_TXD3	/ UART9_RX_M0	/ GPIO2_A7_u
SDMMC1_CLK	/ GMAC0_TXCLK	/ UART9_TX_M0	/ GPIO2_B0_d
SDMMC1_PWREN	/ I2C4_SDA_M1	/ UART8_RTSn_M0	/ CAN2_RX_M1
SDMMC1_SE	/ I2C4_SCL_M1	/ UART8_CTSn_M0	/ CAN2_TX_M1
GMAC0_TXD0	/ UART1_RX_M0	/ SPI1_MISO_M0	/ GPIO2_B3_u
GMAC0_TXD1	/ UART1_TX_M0	/ SPI1_CLK_M0	/ GPIO2_B4_u
GMAC0_TXEN	/ UART1_RTSn_M0	/ SPI1_CS1_M0	/ GPIO2_B5_u
GMAC0_TXD0	/ UART1_CTSn_M0	/ SPI1_MISO_M0	/ GPIO2_B6_u
I2S2_SCLK_RX_M0	/ GMAC0_RXD1	/ UART6_RTSn_M0	/ SPI1_MOSI_M0
I2S2_LRCK_RX_M0	/ GMAC0_RXD0	/ UART6_CTSn_M0	/ SPI1_CS0_M0
I2S2_MCLK_M0	/ GMAC0_TXD0	/ UART7_RTSn_M0	/ SPI2_CLK_M0
I2S2_SCLK_TX_M0	/ GMAC0_MCLKINOUT	/ UART7_CTSn_M0	/ SPI2_MISO_M0
I2S2_LRCK_TX_M0	/ GMAC0_MCLK	/ UART9_RTSn_M0	/ SPI2_MOSI_M0
I2S2_SDA_M0	/ GMAC0_TXD1	/ UART9_CTSn_M0	/ SPI2_CS0_M0
I2S2_SCL_M0	/ GMAC0_TXEN	/ UART6_TX_M0	/ SPI2_CS1_M0
CLK32K_OUT1	/ UART8_RX_M0	/ SPI1_CS1_M0	/ GPIO2_C6_d


RK3568

BGA636_19R00X19R00X1R20

Note: If VCCIO4 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!
If the VCCIO4 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO4 will be abnormally.
The VCCIO4 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO4 will be damaged!

Default

WIFI+BT+PCM



If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID

RK3568_N (VCCIO7 Domain)

U1000N

VCCIO7 Domain


Operating Voltage=1.8V/3.3V

PWM14 M1	/ SPI3_CLK M1	/ CAN1_RX M1	/ PCIE30X2_CLKREQn M2	/ I2S3_MCLK M1	/ GPIO4_C2 d
PWM15_TX M1	/ SPI3_MOSI M1	/ CAN1_TX M1	/ PCIE30X2_WAKEN M2	/ I2S3_SCLK M1	/ GPIO4_C3 d
BDP_WPDN M0	/ SPI0_TX M2	/ SATA2_ACT_LED	/ PCIE30X2_PERSn M2	/ I2S3_LRCK M1	/ GPIO4_C4 d
EMMC1 M1	/ SPI1_MISO M1	/ SATA2_ACT_LED	/ UART9_TX M1	/ I2S3_SDA M1	/ GPIO4_C5 d
EMMC1 M1	/ SPI1_CS0 M1	/ SATA2_ACT_LED	/ UART9_TX M1	/ I2S3_SCL M1	/ GPIO4_C6 d
HDMITX_SCL	/ I2C5_SCL M1				/ GPIO4_C7 u
HDMITX_SDA	/ I2C5_SDA M1				/ GPIO4_D0 u
HDMITX_CBS M0	/ SPI1_CS1 M1				/ GPIO4_D1 u
					/ GPIO4_D2 d

RK3568

BGA636_19R00X19R00X1R20

Note: When use HDMI, HDMITX_SCL/SDA cannot be shared with other devices



If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID

Note:

If VCCIO7 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO7 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO7 will be abnormally.

The VCCIO7 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO7 will be damaged!

RK3568_O (SARADC/OTP)

U1000O

SARADC

Recovery/

SARADC_VIN0	B27	SARADC_VIN0_KEY/RECOVERY	C1501	1	2	1nF	X5R	50V
SARADC_VIN1	C26	SARADC_VIN1_HW_ID	C1502	1	2	1nF	X5R	50V
SARADC_VIN2	D24	SARADC_VIN2_HP_HOOK	C1503	1	2	1nF	X5R	50V
SARADC_VIN3	E23	SARADC_VIN3_BOM_ID	C1504	1	2	1nF	X5R	50V
SARADC_VIN4	G21	SARADC_VIN4	C1505	1	2	1nF	X5R	50V
SARADC_VIN5	F22	SARADC_VIN5	C1506	1	2	1nF	X5R	50V
SARADC_VIN6	G20	SARADC_VIN6	C1507	1	2	1nF	X5R	50V
SARADC_VIN7	F21	SARADC_VIN7	C1508	1	2	1nF	X5R	50V

OTP

OTP_VCC18

RK3568

BGA636_19R00X19R00X1R20

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Note:

Must be mounted



Note:

If there is no Key requirement, two test points must be reserved to facilitate firmware update


It is suggested to reserve a Key to facilitate the development debug

If SARADC_VIN0=0V at after power on and reset, then system will enter into loader mode.

- SARADC_VIN0_KEY/RECOVERY
- SARADC_VIN1_HW_ID
- SARADC_VIN2_HP_HOOK
- SARADC_VIN3_BOM_ID
- SARADC_VIN4
- SARADC_VIN5
- SARADC_VIN6
- SARADC_VIN7


ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	15.RK3568_SARADC/GPIO		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	15 of 40

RK3568_P(MIPI_CSI_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3568_M(VCCIO6 Domain)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Note:
If VCCIO6 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO6 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO6 will be abnormally.

The VCCIO6 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO6 will be damaged!

Note:
Camera MCLK can select the following clock:
1:CAM_CLKOUT0
2:CAM_CLKOUT1
3:CIF_CLKOUT
4:REFCLK_OUT(24MHz)

Attention to the voltage matching

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 8/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

BT1120 16bit Mode:
Default: D0-D7 <--> Y0-Y7, D8-D15 <--> C0-C7
Swap ON: D0-D7 <--> C0-C7, D8-D15 <--> Y0-Y7

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_CRS_DV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----		GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<----->	PHYx_MDIO	GMACx_MDIO	<----->	PHYx_MDIO
ETHx_REFCLK0_25M	<----->	PHYx_OSC	ETHx_REFCLK0_25M	<----->	PHYx_OSC
GMACx_MCLKINOUT	<----->	PHYx_CLKOUT123(option)	GMACx_MCLKINOUT	<----->	PHYx_TKX
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMB	GPIO	<-----	PHYx_INT/PMB

RK3568_L (VCCIO5 Domain)

U1000L

VCCIO5 Domain


Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREOn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREOn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREOn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0		/ SDMMC2 DET M1	/ GPIO3 A7 d
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0		/ SDMMC2 PWREN M1	/ GPIO3 B0 d
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDI0 M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d

RK3568
BGA636_19R00X19R00X1R20

If a board needs to be compatible
with two voltage choices,
recommended to enable BOM_ID

AG6	<< PCIE20_CLKREOn_M1	
AD7	<< PCIE20_WAKEn_M1	
AC8	>> RS485_DIR2	
AC7	>> RS485_DIR3	
AF5	>> PCIE30X2_CLKREOn_M1	
AF6	>> PCIE30X2_WAKEn_M1	
AD6	>> PCIE30X2_PERSTn_M1	
AH5	>> UART8_TX_M1	
AH4	<< UART8_RX_M1	
AB8	>> RS485_DIR4	
AE5	I2S3_MCLK_M0	TP1800 TP_0.7
AG4	I2S3_SCLK_M0_SOC	TP1804 TP_0.7
AF4	I2S3_LRCK_M0_SOC	TP1805 TP_0.7
AH3	I2S3_SDO_M0	TP1801 TP_0.7
AG3	>> LCD0_EN	
AH2	>> GMAC1_INT/PMEB_GPIO3_A7	
AG2	>> GMAC1_RSTn_L	
AG1	>> UART4_RX_M1	
AF2	>> UART4_TX_M1	
AF1	>> I2C5_SCL_M0	
AE1	<< I2C5_SDA_M0	
AE2	>> RS485_DIR_GPIO3_B5	
AE3	>> PCIE_ETH_ISOLATE_L	
AD4	>> UART3_TX_M1	
AD2	>> UART3_RX_M1	
AD1	>> PCIE20_PERSTn_M1	
AA7	>> HP_DET_L_GPIO3_C2	
AC4	>> SPK_CTL_H_GPIO3_C3	
AC3	>> GPIO3_C4	
AC2	>> UART7_TX_M1	
	>> UART7_RX_M1	




Note:

If VCCIO5 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO5 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO5 will be abnormally.

The VCCIO5 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO5 will be damaged!



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

ShenZhen HugSun Technology Co., Ltd

Project: RK3568_AIoT_REF_SCH

File: 18.RK3568_VO Interface_2

Date: Thursday, May 23, 2024

Rev: V0.9

Designed by: Wang

Sheet: 18 of 40

RK3568_H (VCCIO1 Domain)


U1000H

VCCIO1 Domain
Operating Voltage=1.8V/3.3V

I2C3 SDA M0	/ UART3 RX M0	/ CAN1 RX M0	/ AUDIOPWM LOUT P	/ ACODEC ADC DATA	/ GPIO1 A0 u
I2C3 SCL M0	/ UART3 TX M0	/ CAN1 TX M0	/ AUDIOPWM LOUT N	/ ACODEC ADC CLK	/ GPIO1 A1 u
I2S1 MCLK M0	/ UART3 RTSn M0	/ SCR CLK	/ PCIE30X1 PERSTn M2		/ GPIO1 A2 d
I2S1 SCLK TX M0	/ UART3 CTSn M0	/ SCR IO	/ PCIE30X1 WAKEn M2	/ ACODEC DAC CLK	/ GPIO1 A3 d
I2S1 SCLK RX M0	/ UART4 RX M0	/ PDM CLK1 M0	/ SPDIF TX M0		/ GPIO1 A4 d
I2S1 LRCK TX M0	/ UART4 RTSn M0	/ SCR RST	/ PCIE30X1 CLKREQn M2	/ ACODEC DAC SYNC	/ GPIO1 A5 d
I2S1 LRCK RX M0	/ UART4 TX M0	/ PDM CLK0 M0	/ AUDIOPWM ROUT P		/ GPIO1 A6 d
I2S1 SDO0 M0	/ UART4 CTSn M0	/ SCR DET	/ AUDIOPWM ROUT N	/ ACODEC DAC DATAL	/ GPIO1 A7 d
I2S1 SDO1 M0	/ I2S1 SDI3 M0	/ PDM SDI3 M0	/ PCIE20 CLKREQn M2	/ ACODEC DAC DATAR	/ GPIO1 B0 d
I2S1 SDO2 M0	/ I2S1 SDI2 M0	/ PDM SDI2 M0	/ PCIE20 WAKEn M2	/ ACODEC ADC SYNC	/ GPIO1 B1 d
I2S1 SDO3 M0	/ I2S1 SDI1 M0	/ PDM SDI1 M0	/ PCIE20 PERSTn M2		/ GPIO1 B2 d
	I2S1 SDI0 M0	/ PDM SDI0 M0			/ GPIO1 B3 d

RK3568
BGA636_19R00X19R00X1R20

VCCIO1



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

ShenZhen HugSun Technology Co., Ltd

Project: RK3568_AIoT_REF_SCH


File: 19.RK3568_Audio Interface


Date: Thursday, May 23, 2024

Rev: V0.9


Designed by: Wang

Sheet: 19 of 40






PMIC RK809 DCDC




DDR4	1.21V	62K 1%
LPDDR4/4x	1.11V	47K 1%
DDR3	1.53V	110K 1%
DDR3L	1.35V	82K 1%
LPDDR3	1.25V	68K 1%


PMIC RK809 LDO



PMIC RK809 Managerment



PMIC RK809 CODEC



Note:

If RK809-5 codec is not used,
then Pin 14,15,16,17,19,40 Tie VSS
Pin 18,36,37,38,35,39,41,34,32,43,42
Leave floating

ShenZhen HugSun Technology Co., Ltd


Project:	RK3568 AIoT REF SCH
-----------------	----------------------------

File:	21.Power PMIC
--------------	----------------------

Date:	Thursday, May 23, 2024
-------	------------------------

Rev:	V0.9
------	------



Sheet:	21 of 40
--------	----------



RTC IC --Option

Note:

The power off hold time scheme is required,
It is recommended to use external RTC IC
But, it will not support the timing poweron function





Rockchip Confidential

FLASH_VOL_SEL

Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)

Note:
According to the actual choice of mounted
Cannot be mounted at the same time



Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven

When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship,
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.

ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	23.Power_Flash Power Manage		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	23 of 40

A





1

U2400B		A7	E5	E8	G3	RFU3	RFU4	G10	RFU5	K6	RFU6	K7	RFU7	P7	RFU8	P10	RFU9	
X A2	NC2	RFU1															NC196	P14
X A8	NC8	RFU2															NC195	P13
X A9	NC9	RFU3															NC194	P12
X A10	NC10	RFU4															NC193	P11
X A11	NC11	G10															NC191	P9
X A12	NC12	RFU5															NC190	P8
X A13	NC13	RFU6															NC184	P2
X A14	NC14	K7															NC183	P1
X B1	NC15	RFU7															NC182	N14
X B7	NC21	RFU8															NC181	N13
X B8	NC22	P10															NC180	N12
X B9	NC23																NC179	N11
X B10	NC24																NC178	N10
X B11	NC25																NC177	N9
X B12	NC26																NC176	N8
X B13	NC27																NC175	N7
X B14	NC28																NC174	N6
X C1	NC29																NC171	N3
X C3	NC31																NC170	N1
X C7	NC35																NC169	
X C8	NC36																NC168	M14
X C9	NC37																NC167	M13
X C10	NC38																NC166	M12
X C11	NC39																NC165	M11
X C12	NC40																NC164	M10
X C13	NC41																NC163	M9
X C14	NC42																NC162	M8
X D1	NC43																NC161	M7
X D2	NC44																NC161	M3
X D3	NC45																NC157	M2
X D4	NC46																NC156	M1
X D12	NC54																NC155	
X D13	NC55																	
X D14	NC56																	







Sheet:	24 of 40
--------	----------

2

Rockchip Confidential





HDMI2.0 TX





Rockchip Confidential

ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	26.VO-HDMI2.0 TX		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	26 of 40

MIPI_CSI_RX_D0P
MIPI_CSI_RX_D0N
MIPI_CSI_RX_D1P
MIPI_CSI_RX_D1N
MIPI_CSI_RX_D2P
MIPI_CSI_RX_D2N
MIPI_CSI_RX_D3P
MIPI_CSI_RX_D3N
MIPI_CSI_RX_CLK0P
MIPI_CSI_RX_CLK0N
MIPI_CSI_RX_CLK1P
MIPI_CSI_RX_CLK1N
CIF_CLKOUT
REFCLK_OUT
MIPI_CAM0_PDN_L_GPIO3_D5
MIPI_CAM0_RST_L_GPIO3_D4
MIPI_CAM1_RST_L_GPIO3_D2
MIPI_CAM1_PDN_L_GPIO3_D3
I2C2_SDA_M1
I2C2_SCL_M1



J2700
MIPI CSI
SDA
SCL
GND1
GPIO_LED
RST
GND2
CLKN
CLKP
GND3
MCLK
GND4
MDN0
MDP0
MDN1
MDP1
MDN2/NC
MDP2/NC
MDN3/NC
MDP3/NC
GND
VCC
DOVDD
AVDD
CVDD



J2701
MIPI CSI
SDA
SCL
GND1
GPIO_LED
RST
GND2
CLKN
CLKP
GND3
MCLK
GND4
MDN0
MDP0
MDN1
MDP1
MDN2/NC
MDP2/NC
MDN3/NC
MDP3/NC
GND
VCC
DOVDD
AVDD
CVDD

ShenZhen HugSun Technology Co., Ltd

Project: RK3568_AIoT_REF_SCH





File: 27.VI-Camera_MIPI_CSI_2x 2Lanes

Date: Thursday, May 23, 2024 Rev: V0.9

Designed by: Wang Sheet: 27 of 40

Rockchip Confidential

Single-MIPI0 LCM



ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	28.VO-LCM_MIPI_DSI_TX1		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	28 of 40

Single-eDP LCM

EDP_TX_D0P
EDP_TX_D0N
EDP_TX_D1P
EDP_TX_D1N
EDP_TX_D2P
EDP_TX_D2N
EDP_TX_D3P
EDP_TX_D3N
EDP_TX_AUXP
EDP_TX_AUXN

MIP1_DAT_TX0_D0P/LVDS_TX0_D0P
MIP1_DAT_TX0_D0N/LVDS_TX0_D0N
MIP1_DAT_TX0_D1P/LVDS_TX0_D1P
MIP1_DAT_TX0_D1N/LVDS_TX0_D1N
MIP1_DAT_TX0_D2P/LVDS_TX0_D2P
MIP1_DAT_TX0_D2N/LVDS_TX0_D2N
MIP1_DAT_TX0_D3P/LVDS_TX0_D3P
MIP1_DAT_TX0_D3N/LVDS_TX0_D3N
MIP1_DAT_TX0_CLKP/LVDS_TX0_CLKP
MIP1_DAT_TX0_CLKN/LVDS_TX0_CLKN
LCD0_SL_PWM
LCD0_EN

EDP_TX_D0P
EDP_TX_D0N
EDP_TX_D1P
EDP_TX_D1N
EDP_TX_D2P
EDP_TX_D2N
EDP_TX_D3P
EDP_TX_D3N
EDP_TX_AUXP
EDP_TX_AUXN

EDP_TX_D0P
EDP_TX_D0N
EDP_TX_D1P
EDP_TX_D1N
EDP_TX_D2P
EDP_TX_D2N
EDP_TX_D3P
EDP_TX_D3N
EDP_TX_AUXP
EDP_TX_AUXN

EDP_TX_D0P
EDP_TX_D0N
EDP_TX_D1P
EDP_TX_D1N
EDP_TX_D2P
EDP_TX_D2N
EDP_TX_D3P
EDP_TX_D3N
EDP_TX_AUXP
EDP_TX_AUXN

EDP_TX_D0P
EDP_TX_D0N
EDP_TX_D1P
EDP_TX_D1N
EDP_TX_D2P
EDP_TX_D2N
EDP_TX_D3P
EDP_TX_D3N
EDP_TX_AUXP
EDP_TX_AUXN




EDP_TX_D0P
EDP_TX_D0N
EDP_TX_D1P
EDP_TX_D1N
EDP_TX_D2P
EDP_TX_D2N
EDP_TX_D3P
EDP_TX_D3N
EDP_TX_AUXP
EDP_TX_AUXN

EDP_TX_D0P
EDP_TX_D0N
EDP_TX_D1P
EDP_TX_D1N
EDP_TX_D2P
EDP_TX_D2N
EDP_TX_D3P
EDP_TX_D3N
EDP_TX_AUXP
EDP_TX_AUXN






EDP_TX_D0P
EDP_TX_D0N
EDP_TX_D1P
EDP_TX_D1N
EDP_TX_D2P
EDP_TX_D2N
EDP_TX_D3P
EDP_TX_D3N
EDP_TX_AUXP
EDP_TX_AUXN


EDP_TX_D0P
EDP_TX_D0N
EDP_TX_D1P
EDP_TX_D1N
EDP_TX_D2P
EDP_TX_D2N
EDP_TX_D3P
EDP_TX_D3N
EDP_TX_AUXP
EDP_TX_AUXN

LT9211




Note:
For EDP displays with edp1.2a or above,
the bias resistors R5600 and R5601 of aux
are not mounted.





SATA3.0 Port0 Option


And USB3 OTG0 option, Can support SATA0+USB2 OTG0





NOTES:
1:The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.
2:10nF close to connector

SATA Power

The current is estimated according to the actual number of SATA
High power switching separate power supply is recommended for more than 2





ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	31.PCIE-M.2 PCIE3.0		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	31 of 31

>>Working_LEDEN_H_GPIO0_B7

<<SARADC_VIN1_HW_ID


<<SARADC_VIN3_BOM_ID

>>SATA0_ACT_LED


>>Work_LED

>>Power_LED

>>LED3





SARADC_VIN1	Up Resistance	Down Resistance
HW ID0	10K	DNP
HW ID1	10K	110K
HW ID2	20K	100K
HW ID3	33K	100K
HW ID4	18K	36K
HW ID5	36K	51K
HW ID6	51K	51K
HW ID7	51K	36K
HW ID8	36K	18K
HW ID9	100K	33K
HW ID10	100K	20K
HW ID11	110K	10K
HW ID12	DNP	10K



SARADC_VIN3	Up Resistance	Down Resistance
BOM ID0	10K	DNP
BOM ID1	10K	110K
BOM ID2	20K	100K
BOM ID3	33K	100K
BOM ID4	18K	36K
BOM ID5	36K	51K
BOM ID6	51K	51K
BOM ID7	51K	36K
BOM ID8	36K	18K
BOM ID9	100K	33K
BOM ID10	100K	20K
BOM ID11	110K	10K
BOM ID12	DNP	10K

Rockchip Confidential



ShenZhen HugSun Technology Co., Ltd

Project: RK3568_AIoT_REF_SCH

File: 33.LED/HW_ID/BOM_ID

Date: Thursday, May 23, 2024


Rev: V0.9

Designed by: Wang

Sheet: 33 of 40

<<UART2_RX_M0_DEBUG
>>UART2_TX_M0_DEBUG

Debug UART2



ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	34.Debug UART		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	34 of 40

Key Array

<< SARADC_VIN0_KEY/RECOVERY


<< SARADC_VIN4
<< SARADC_VIN5
<< SARADC_VIN6
<< SARADC_VIN7

<< RESETn

>> RK809_PWRON

>> PWR_KEY_MCU

>> Work_LED




Note:

If there is no Key requirement,
It is suggested to reserve a
SW9200 Key to facilitate the
development debug


RECOVERY Key function:

If SARADC_VIN0=0V
at after power on and reset,
then system will
enter into loader mode.

PowerOn/OFF Key




Reset_Key




SARADC


UART5_M1 To RS232




UART4_M1




UART3_M1




UART7_M1 To RS485






UART5_M1 To RS485






UART6_M1 To RS485



UART4_M1 To RS485










SDIO WIFI/BT MODULE

And Giga PHY0 Option




OPTION	WIFI				BT	Crystals	VDDIO	Option1	Option2	Option3	Option4
	a	b/g/n	ac	5GHz							
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71~3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71~3.6V	Yes	Yes	No	Yes
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.71~3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes
RTL8189ETV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8~3.3V	No	No	No	No
RTL8723BS Module F23BDSM23-W2	No	Yes	No	No	4.0	Module Integrated	1.62~3.6V	No	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62~3.6V	No	No	No	No
QCA9377 Module 8223A-SR	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No	Yes
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No	No

Rockchip Confidential





Using RTL8189ETV/FTV modules, please notice
WIFI REG ON is on pin12 or pin34, choose according to the actual condition.



Using RTL8189ETV/FTV modules, please notice
WIFI REG ON is on pin12 or pin34, choose according to the actual condition.

ShenZhen HugSun Technology Co., Ltd	
Project:	RK3568_AIoT_REF_SCH
File:	39.WIFI/BT-SDMMC1_1T1R + UART
Date:	Thursday, May 23, 2024
Designed by:	Wang
Rev:	V0.9
Sheet:	39 of 40



Rockchip Confidential

ShenZhen HugSun Technology Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	40.Mark/Hole/Heatsink		
Date:	Thursday, May 23, 2024	Rev:	V0.9
Designed by:	Wang	Sheet:	40 of 40