




Schematics Only for RK3588 NVR

RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21

Main Functions Introduction

- 1) PMIC: RK806-1+DiscretePower
- 2) RAM: 2 x LPDDR4x 32bit(Option 2 x LPDDR4 32bit)
- 3) ROM: eMMC5.1(Option SPI Nand Falsh)
- 4) Support: 1 x TypeC(With DP TX)
- 5) Support: 1 x USB3.0 HOST + 2 x USB2.0 HOST
- 6) Support: 10 x SATA3.0 Connector (7pin)
- 7) Support: 1 x 4Lanes PCIe Connector
- 8) Support: 2 x HDMI2.1 TX + 1 x HDMI2.0 TX + 1 x HDMI1.4 TX
- 9) Support: 2 x 4Lanes MIPI CSI RX Camera Connector
- 10) Support: 2 x 10/100/1000 Ethernet(RGMII)
- 11) Support: 1 x Line Out, 1 x Line In
- 12) Support: 1 x Buzzer
- 13) Support: 1 x IR Receiver
- 14) Support: 1 x Power LED,1 x Ethernet LED,1 x HDD LED
- 15) Support: 1 x Recovery Key,1x Reset Key
- 16) Support: 1 x RS232
- 17) Support: 1 x RS485
- 18) Support: 1 x UART
- 19) Support: Debug UART(USB to UART),Debug JTAG (4Pin)

Note:

The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics. If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO


Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	00.Cover Page		
Date:	Thursday, September 15, 2022		Rev: V2.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	1 of 43

SATA PM0 Port1



NOTES: The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.



ShenZhen HugSun Technology Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21

File: 82. SATA3.0

Date:	Thursday, September 15, 2022	Rev:	V1.0
Designed by:	Wang	Sheet:	1 of 99

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Tree
Page 6	05.Power Sequence/IO Domain Map
Page 7	06.Lower-Speed Bus Map
Page 8	07.USB/DP Configure Map
Page 9	08.PCIE Fun Map
Page 10	10.RK3588_Power/GND
Page 11	11.RK3588_OSC/PLL/PMUIO
Page 12	12.RK3588 DDR Controler
Page 13	13.RK3588_Flash/SD Controller
Page 14	14.RK3588_USB30/USB20_Ctrl
Page 15	15.RK3588_SARADC/1.8V Only GPIO
Page 16	16.RK3588_MIPi Interface
Page 17	17.RK3588_HDMI/eDP Interface
Page 18	18.RK3588_PCIE30/PCIE20/SATA30
Page 19	19.RK3588_1.8V/ 3.3V GPIO
Page 20	20.Power_DC IN
Page 21	21.Power-PMIC_RK806-1
Page 22	22.Power_Ext Discrete/RTC IC
Page 23	25.USB2/USB3/TypeC Port
Page 24	38.DRAM-LPDDR4X_200P_1X32bit
Page 25	40.Flash-eMMC Flash
Page 26	43.Flash-SPI FLASH(Option)
Page 27	47.VI-Camera_MIPI-CSI
Page 28	50.VO-HDMI2.1 TX
Page 29	51.VO-HDMI2.0 TX(DP to HDMI)
Page 30	55.VO-HDMI1.4 TX(MIPI to HDMI)
Page 31	67.Ethernet-GEPHY_RGMII0
Page 32	68.Ethernet-GEPHY_RGMII1
Page 33	70.Audio Port
Page 34	82.SATA-SATA PM0
Page 35	83.SATA-SATA PM1
Page 36	84.PCIE-PCIE3.0_1x4Lanes_RC_64P
Page 37	90.IR Receiver/LED
Page 38	91.Debug UART/JTAG
Page 39	92.KEY
Page 40	93.HW_ID
Page 41	95.RS485/RS232
Page 42	98.Power Test
Page 43	99.Mark/Hole/Heatsink
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21

File: 01.Index and Notes


Date: Thursday, September 15, 2022 Rev: V2.1

Designed by: Zhangtz Reviewed by: Default Sheet: 2 of 43


[illegible][illegible][illegible][illegible][illegible][illegible]



Power Tree



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC4V0_SYS	RK806_BUCK1	6.5A	VDD_GPU	Slot:5	0.75V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK2	5A	VDD_CPU_LIT	Slot:3	0.75V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK3	5A	VDD_LOGIC	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC4V0_SYS	RK806_BUCK4	5A	VDD_VDENC	Slot:5	0.75V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK5	2.5A	VDD_DDR	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK6	2.5A	VDD2_DDR	Slot:4	ADJ FB=0.5V 2.0V	ON	1.1V LPDDR4/4x 2.0V	TBD	TBD
VCC4V0_SYS	RK806_BUCK7	2.5A	VCC_2V0_PLDO	Slot:1	2.0V	ON	2.0V	TBD	TBD
VCC4V0_SYS	RK806_BUCK8	2.5A	VCC_3V3	Slot:6	3.3V	ON	3.3V	TBD	TBD
VCC4V0_SYS	RK806_BUCK9	2.5A	VDDQ_DDR	Slot:6	ADJ FB=0.5V 1.8V	ON	0.6V LPDDR4/4x 1.8V	TBD	TBD
VCC4V0_SYS	RK806_BUCK10	2.5A	VCC_1V8	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA_1V8	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_IMAGE	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VCCA1V2_IMAGE	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC4V0_SYS	RK806_PLDO4	0.5A	VCCA_3V3	Slot:6	3.3V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD	Slot:6	3.3V	ON	3.3V	TBD	TBD
VCC4V0_SYS	RK806_PLDO6	0.3A	VCCA1V8_PLDO6	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDDA_0V75_PMU	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA0V75_IMAGE	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETh								
VCC12V_DCIN	EXT BUCK	8A	VCC4V0_SYS	Slot:0	4.0V	ON	4.0V	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VCC_1V1_NLDO	Slot:0A	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_SYS	Slot:0A	5.2V	ON	5.2V	TBD	TBD
VCC4V0_SYS	RK860-2	6A	VDD_CPU_BIG0	Slot:6A	0.8V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK860-3	6A	VDD_CPU_BIG1	Slot:6A	0.8V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK860-2	6A	VDD_NPU	Slot:6A	0.8V	ON	DVFS	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8 VCC_3V3	3.3V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8	1.8V
VCCIO1	Pin G20	1.8V Only	VDDIO1_1V8	VCC_1V8	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VDDIO2_1V8 VCCIO2	VCC_1V8 VCC_3V3	3.3V
VCCIO3	Pin Y26	1.8V Only	VDDIO3_1V8	VCC_1V8	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VDDIO4_1V8 VCCIO4	VCC_1V8 VCC_1V8	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VDDIO5_1V8 VCCIO5	VCC_1V8 VCC_3V3	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VDDIO6_1V8 VCCIO6	VCC_1V8 VCC_3V3	3.3V

IO Type	Operating Voltage
1.8V Only	VCCIO*_1V8=1.8V
1.8V or 3.3V	VCCIO*_1V8=1.8V VCCIO*=1.8V or 3.3V


Redchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	05.Power Sequence/IO Domain Map		
Date:	Thursday, September 15, 2022	Rev:	V2.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	6	of	43


I2C MAP

RK3588



UART MAP


RK3588




USB Controller Configure Table

[illegible]


Config0:
TypeC0 (With DP function)




Config3:
USB3.0 OTG0 + DP0 2Lane(Swap ON)




Config1:
USB2.0 OTG0 + DP0 4Lane(Swap OFF)




Config4:
USB3.0 OTG0 + DP0 2Lane(Swap OFF)



Config2:
USB2.0 OTG0 + DP0 4Lane(Swap ON)



PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO & Power Pin
	OPTION	CLK LANE	DATA LANE	
PCIe30X4 RC & EP	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0	PCIe30X4_CLKREQ_M* PCIe30X4_WAKEN_M* PCIe30X4_PERSTN_M* PCIe30X4_BUTTON_RSTN
	OPTION2	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	
	OPTION3	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X2 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0	PCIe30X2_CLKREQ_M* PCIe30X2_WAKEN_M* PCIe30X2_PERSTN_M* PCIe30X2_BUTTON_RSTN
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X1_0 RC	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	PCIe30X1_0_CLKREQ_M* PCIe30X1_0_WAKEN_M* PCIe30X1_0_PERSTN_M* PCIe30X1_0_BUTTON_RSTN
PCIe30X1_1 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX1 PCIe30_PORT1_TX2 PCIe30_PORT1_RX2	PCIe30X1_1_CLKREQ_M* PCIe30X1_1_WAKEN_M* PCIe30X1_1_PERSTN_M* PCIe30X1_1_BUTTON_RSTN
PCIe20X1_2 RC	OPTION1	PCIe20_0_REF_CLKP PCIe20_0_REF_CLKN	PCIe20_0_TXP PCIe20_0_RXP PCIe20_0_TXN PCIe20_0_RXN	PCIe20X1_2_CLKREQ_M* PCIe20X1_2_WAKEN_M* PCIe20X1_2_PERSTN_M* PCIe20X1_2_BUTTON_RSTN


Note: PCIe30_PORT*_REF_CLKP/N is input gpio

Note: M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1. So, Only use one at the same time.


PCIe/SATA Function Combination


Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3

PCIe3.0 REFCLK




PCIe2.0 REFCLK







U1000X	U1000X	U1000X	U1000X	U1000X	U1000X
W0	W0	W0	W0	W0	W0
W1	W1	W1	W1	W1	W1
W2	W2	W2	W2	W2	W2
W3	W3	W3	W3	W3	W3
W4	W4	W4	W4	W4	W4
W5	W5	W5	W5	W5	W5
W6	W6	W6	W6	W6	W6
W7	W7	W7	W7	W7	W7
W8	W8	W8	W8	W8	W8
W9	W9	W9	W9	W9	W9
W10	W10	W10	W10	W10	W10
W11	W11	W11	W11	W11	W11
W12	W12	W12	W12	W12	W12
W13	W13	W13	W13	W13	W13
W14	W14	W14	W14	W14	W14
W15	W15	W15	W15	W15	W15
W16	W16	W16	W16	W16	W16
W17	W17	W17	W17	W17	W17
W18	W18	W18	W18	W18	W18
W19	W19	W19	W19	W19	W19
W20	W20	W20	W20	W20	W20
W21	W21	W21	W21	W21	W21
W22	W22	W22	W22	W22	W22
W23	W23	W23	W23	W23	W23
W24	W24	W24	W24	W24	W24
W25	W25	W25	W25	W25	W25
W26	W26	W26	W26	W26	W26
W27	W27	W27	W27	W27	W27
W28	W28	W28	W28	W28	W28
W29	W29	W29	W29	W29	W29
W30	W30	W30	W30	W30	W30
W31	W31	W31	W31	W31	W31
W32	W32	W32	W32	W32	W32
W33	W33	W33	W33	W33	W33
W34	W34	W34	W34	W34	W34
W35	W35	W35	W35	W35	W35
W36	W36	W36	W36	W36	W36
W37	W37	W37	W37	W37	W37
W38	W38	W38	W38	W38	W38
W39	W39	W39	W39	W39	W39
W40	W40	W40	W40	W40	W40
W41	W41	W41	W41	W41	W41
W42	W42	W42	W42	W42	W42
W43	W43	W43	W43	W43	W43
W44	W44	W44	W44	W44	W44
W45	W45	W45	W45	W45	W45
W46	W46	W46	W46	W46	W46
W47	W47	W47	W47	W47	W47
W48	W48	W48	W48	W48	W48
W49	W49	W49	W49	W49	W49
W50	W50	W50	W50	W50	W50
W51	W51	W51	W51	W51	W51
W52	W52	W52	W52	W52	W52
W53	W53	W53	W53	W53	W53
W54	W54	W54	W54	W54	W54
W55	W55	W55	W55	W55	W55
W56	W56	W56	W56	W56	W56
W57	W57	W57	W57	W57	W57
W58	W58	W58	W58	W58	W58
W59	W59	W59	W59	W59	W59
W60	W60	W60	W60	W60	W60
W61	W61	W61	W61	W61	W61
W62	W62	W62	W62	W62	W62
W63	W63	W63	W63	W63	W63
W64	W64	W64	W64	W64	W64
W65	W65	W65	W65	W65	W65
W66	W66	W66	W66	W66	W66
W67	W67	W67	W67	W67	W67
W68	W68	W68	W68	W68	W68
W69	W69	W69	W69	W69	W69
W70	W70	W70	W70	W70	W70
W71	W71	W71	W71	W71	W71
W72	W72	W72	W72	W72	W72
W73	W73	W73	W73	W73	W73
W74	W74	W74	W74	W74	W74
W75	W75	W75	W75	W75	W75
W76	W76	W76	W76	W76	W76
W77	W77	W77	W77	W77	W77
W78	W78	W78	W78	W78	W78
W79	W79	W79	W79	W79	W79
W80	W80	W80	W80	W80	W80
W81	W81	W81	W81	W81	W81
W82	W82	W82	W82	W82	W82
W83	W83	W83	W83	W83	W83
W84	W84	W84	W84	W84	W84
W85	W85	W85	W85	W85	W85
W86	W86	W86	W86	W86	W86
W87	W87	W87	W87	W87	W87
W88	W88	W88	W88	W88	W88
W89	W89	W89	W89	W89	W89
W90	W90	W90	W90	W90	W90
W91	W91	W91	W91	W91	W91
W92	W92	W92	W92	W92	W92
W93	W93	W93	W93	W93	W93
W94	W94	W94	W94	W94	W94
W95	W95	W95	W95	W95	W95
W96	W96	W96	W96	W96	W96
W97	W97	W97	W97	W97	W97
W98	W98	W98	W98	W98	W98
W99	W99	W99	W99	W99	W99
W100	W100	W100	W100	W100	W100



RK3588_C (EMMCIO Domain)




RK3588_D (VCCIO2 Domain)



RK3588_M(TYPEC/DP)

If TYPEC0 is not used,
Signal:leave floating
REXT:8.2K ohm 1% resistor must be connected externally
Power: Must supply power




USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0~3
Option2	USB30 x4Lane	DP_TX_Lane0~3
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

DP Lane
Swap Off:
Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N
Swap On:
Lane0/1/2/3_TXdata mapping to Lane2/3/0/1_TXDP/N

RK3588_L(USB2.0 HOST/OTG)



Note:

TYPEC0_USB20_OTG:

DP/DM:Must used for download
ID:According to demand,if not used,Leave floating
VBUSDET:Must provide
REXT:200ohm 1% resistor must be connected externally
Power: Must supply power

TYPEC1_USB20_OTG:

If not used:
DP/DM:Leave floating
ID:Leave floating
VBUSDET:Leave floating
REXT:Leave floating

USB20_HOST0/USB20_HOST1:

If not used:
DP/DM:Leave floating
REXT:Leave floating

Note:

The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETpin voltage range <=3.3V.


Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


Rockchip Confidential
Rackchip Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	14.RK3588_USB30/USB20_Ctrl		
Date:	Thursday, September 15, 2022	Rev:	V2.1
Designed by:	Zhangtz	Reviewed by:	
Sheet:	14	of 43	


RK3588_G (VCCIO1 Domain)




RK3588_U (SARADC/OTP)



RK3588_H (VCCIO3 Domain)




BOOT MODE CONFIG



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


Note:
If BOOT_SARADC_IN0=0V after power-on reset, then system will enter into Maskrom mode.

RK3588_Q/R(MIPI_D/C_PHY0/1)




RK3588
BGA1088_23R00X23R00X2R00

If not used,
Signal:leave floating
Power: leave floating



RK3588
BGA1088_23R00X23R00X2R00

RK3588_P(MIPI_CSI_RX_PHY)



RK3588
BGA1088_23R00X23R00X2R00

If not used,
Signal:leave floating
Power: leave floating or tie to VSS

MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	+ Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:

When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4x_V21		
File:	16.RK3588_MIPI Interface		
Date:	Thursday, September 15, 2022	Rev:	V2.1
Designed by:	Zhangdt	Reviewed by:	Sheet 16 of 43

RK3588_S (HDMI2.1 TX)



RK3588_T (HDMI20 RX)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO01_RK3588_LP4/4x_V21


File: 17.RK3588_HDMI/eDP Interface

Date: Thursday, September 15, 2022 **Rev:** V2.1

Designed by: Zhangtz **Reviewed by:** **Sheet:** 17 of 43

RK3588_N (PCIE20)


If not used,
Signal:leave floating
Power: Tie to VSS



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3588_O (PCIE30)

Note:
Only PCIE30 Controller 0 support RC and EP, Other controller only support RC Mode.



Note:
If Port0 and Port1 are not used,
Port0 and Port1 REF_CLKP/N: Leave floating or tie to VSS
Port0 and Port1 Other Signal: Leave floating
Port0 and Port1 Power: Leave floating or tie to VSS

If Port0 is used ,Port1 is not used,
Port1 REF_CLKP/N: Leave floating or tie to VSS
Port1 Other Signal: Leave floating
Port1 Power: Must supply power



If Port1 is used ,Port0 is not used,
Port0 REF_CLKP/N: Leave floating or tie to VSS
Port0 Other Signal: Leave floating
Port0 Power: Must supply power

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	18.RK3588_PCIE30/PCIE20/SATA30		
Date:	Thursday, September 15, 2022	Rev:	V2.1
Designed by:	Zhangtz	Reviewed by:	
Sheet:	18 of 43		

09J

U1000K

U1000I



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21

File:	19.RK3588_1.8V/ 3.3V GPIO		


Date:	Thursday, September 15, 2022		Rev:	V2.1
Designed by:	Zhanotz	Reviewed by:	Sheet:	19 of 43

12V/3A DCIN


With SATA,PCIE, the current is estimated according to the actual number of SATA,PCIE




VCC4V0_SYS



VCC5V0_SYS



VCC_1V1_NLDO



Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21

File: 20.Power_DC IN

Date: Thursday, September 15, 2022 Rev: V2.1

Designed by: Zhangtz Reviewed by: Default Sheet: 20 of 43

```

———>>>PMIC_SPI_CS
———<<<PMIC_SPI_MOSI
———<<<PMIC_SPI_CLK

———>>>PMIC_PWR_CTRL1
———>>>PMIC_PWR_CTRL2
———<<<PMIC_PWR_CTRL3

———<<<PMIC_INT_L

———<<<RESET_L

———<<<PMIC_EXT_EN_OUT

```




This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications

Operating Supply Voltage: 5.5V(5.25-6V)

Peak Pulse Current: >10A (tp<200us)

Surge Clamping Voltage: <6.5V

DO NOT DELETE IT!

[illegible]

The schematic diagram illustrates the power management section of the TDA19874, showing various voltage regulators and their connections to the IC pins. The diagram is divided into several sections: VCC_FV0_P, VCC_FV1_P, VCC_FV2_P, VCC_FV3_P, VCC_FV4_P, VCC_FV5_P, VCC_FV6_P, VCC_FV7_P, VCC_FV8_P, VCC_FV9_P, VCC_FV10_P, VCC_FV11_P, VCC_FV12_P, VCC_FV13_P, VCC_FV14_P, VCC_FV15_P, VCC_FV16_P, VCC_FV17_P, VCC_FV18_P, VCC_FV19_P, VCC_FV20_P, VCC_FV21_P, VCC_FV22_P, VCC_FV23_P, VCC_FV24_P, VCC_FV25_P, VCC_FV26_P, VCC_FV27_P, VCC_FV28_P, VCC_FV29_P, VCC_FV30_P, VCC_FV31_P, VCC_FV32_P, VCC_FV33_P, VCC_FV34_P, VCC_FV35_P, VCC_FV36_P, VCC_FV37_P, VCC_FV38_P, VCC_FV39_P, VCC_FV40_P, VCC_FV41_P, VCC_FV42_P, VCC_FV43_P, VCC_FV44_P, VCC_FV45_P, VCC_FV46_P, VCC_FV47_P, VCC_FV48_P, VCC_FV49_P, VCC_FV50_P, VCC_FV51_P, VCC_FV52_P, VCC_FV53_P, VCC_FV54_P, VCC_FV55_P, VCC_FV56_P, VCC_FV57_P, VCC_FV58_P, VCC_FV59_P, VCC_FV60_P, VCC_FV61_P, VCC_FV62_P, VCC_FV63_P, VCC_FV64_P, VCC_FV65_P, VCC_FV66_P, VCC_FV67_P, VCC_FV68_P, VCC_FV69_P, VCC_FV70_P, VCC_FV71_P, VCC_FV72_P, VCC_FV73_P, VCC_FV74_P, VCC_FV75_P, VCC_FV76_P, VCC_FV77_P, VCC_FV78_P, VCC_FV79_P, VCC_FV80_P, VCC_FV81_P, VCC_FV82_P, VCC_FV83_P, VCC_FV84_P, VCC_FV85_P, VCC_FV86_P, VCC_FV87_P, VCC_FV88_P, VCC_FV89_P, VCC_FV90_P, VCC_FV91_P, VCC_FV92_P, VCC_FV93_P, VCC_FV94_P, VCC_FV95_P, VCC_FV96_P, VCC_FV97_P, VCC_FV98_P, VCC_FV99_P, VCC_FV100_P, VCC_FV101_P, VCC_FV102_P, VCC_FV103_P, VCC_FV104_P, VCC_FV105_P, VCC_FV106_P, VCC_FV107_P, VCC_FV108_P, VCC_FV109_P, VCC_FV110_P, VCC_FV111_P, VCC_FV112_P, VCC_FV113_P, VCC_FV114_P, VCC_FV115_P, VCC_FV116_P, VCC_FV117_P, VCC_FV118_P, VCC_FV119_P, VCC_FV120_P, VCC_FV121_P, VCC_FV122_P, VCC_FV123_P, VCC_FV124_P, VCC_FV125_P, VCC_FV126_P, VCC_FV127_P, VCC_FV128_P, VCC_FV129_P, VCC_FV130_P, VCC_FV131_P, VCC_FV132_P, VCC_FV133_P, VCC_FV134_P, VCC_FV135_P, VCC_FV136_P, VCC_FV137_P, VCC_FV138_P, VCC_FV139_P, VCC_FV140_P, VCC_FV141_P, VCC_FV142_P, VCC_FV143_P, VCC_FV144_P, VCC_FV145_P, VCC_FV146_P, VCC_FV147_P, VCC_FV148_P, VCC_FV149_P, VCC_FV150_P, VCC_FV151_P, VCC_FV152_P, VCC_FV153_P, VCC_FV154_P, VCC_FV155_P, VCC_FV156_P, VCC_FV157_P, VCC_FV158_P, VCC_FV159_P, VCC_FV160_P, VCC_FV161_P, VCC_FV162_P, VCC_FV163_P, VCC_FV164_P, VCC_FV165_P, VCC_FV166_P, VCC_FV167_P, VCC_FV168_P, VCC_FV169_P, VCC_FV170_P, VCC_FV171_P, VCC_FV172_P, VCC_FV173_P, VCC_FV174_P, VCC_FV175_P, VCC_FV176_P, VCC_FV177_P, VCC_FV178_P, VCC_FV179_P, VCC_FV180_P, VCC_FV181_P, VCC_FV182_P, VCC_FV183_P, VCC_FV184_P, VCC_FV185_P, VCC_FV186_P, VCC_FV187_P, VCC_FV188_P, VCC_FV189_P, VCC_FV190_P, VCC_FV191_P, VCC_FV192_P, VCC_FV193_P, VCC_FV194_P, VCC_FV195_P, VCC_FV196_P, VCC_FV197_P, VCC_FV198_P, VCC_FV199_P, VCC_FV200_P, VCC_FV201_P, VCC_FV202_P, VCC_FV203_P, VCC_FV204_P, VCC_FV205_P, VCC_FV206_P, VCC_FV207_P, VCC_FV208_P, VCC_FV209_P, VCC_FV210_P, VCC_FV211_P, VCC_FV212_P, VCC_FV213_P, VCC_FV214_P, VCC_FV215_P, VCC_FV216_P, VCC_FV217_P, VCC_FV218_P, VCC_FV219_P, VCC_FV220_P, VCC_FV221_P, VCC_FV222_P, VCC_FV223_P, VCC_FV224_P, VCC_FV225_P, VCC_FV226_P, VCC_FV227_P, VCC_FV228_P, VCC_FV229_P, VCC_FV230_P, VCC_FV231_P, VCC_FV232_P, VCC_FV233_P, VCC_FV234_P, VCC_FV235_P, VCC_FV236_P, VCC_FV237_P, VCC_FV238_P, VCC_FV239_P, VCC_FV240_P, VCC_FV241_P, VCC_FV242_P, VCC_FV243_P, VCC_FV244_P, VCC_FV245_P, VCC_FV246_P, VCC_FV247_P, VCC_FV248_P, VCC_FV249_P, VCC_FV250_P, VCC_FV251_P, VCC_FV252_P, VCC_FV253_P, VCC_FV254_P, VCC_FV255_P, VCC_FV256_P, VCC_FV257_P, VCC_FV258_P, VCC_FV259_P, VCC_FV260_P, VCC_FV261_P, VCC_FV262_P, VCC_FV263_P, VCC_FV264_P, VCC_FV265_P, VCC_FV266_P, VCC_FV267_P, VCC_FV268_P, VCC_FV269_P, VCC_FV270_P, VCC_FV271_P, VCC_FV272_P, VCC_FV273_P, VCC_FV274_P, VCC_FV275_P, VCC_FV276_P, VCC_FV277_P, VCC_FV278_P, VCC_FV279_P, VCC_FV280_P, VCC_FV281_P, VCC_FV282_P, VCC_FV283_P, VCC_FV284_P, VCC_FV285_P, VCC_FV286_P, VCC_FV287_P, VCC_FV288_P, VCC_FV289_P, VCC_FV290_P, VCC_FV291_P, VCC_FV292_P, VCC_FV293_P, VCC_FV294_P, VCC_FV295_P, VCC_FV296_P, VCC_FV297_P, VCC_FV298_P, VCC_FV299_P, VCC_FV300_P, VCC_FV301_P, VCC_FV302_P, VCC_FV303_P, VCC_FV304_P, VCC_FV305_P, VCC_FV306_P, VCC_FV307_P, VCC_FV308_P, VCC_FV309_P, VCC_FV310_P, VCC_FV311_P, VCC_FV312_P, VCC_FV313_P, VCC_FV314_P, VCC_FV315_P, VCC_FV316_P, VCC_FV317_P, VCC_FV318_P, VCC_FV319_P, VCC_FV320_P, VCC_FV321_P, VCC_FV322_P, VCC_FV323_P, VCC_FV324_P, VCC_FV325_P, VCC_FV326_P, VCC_FV327_P, VCC_FV328_P, VCC_FV329_P, VCC_FV330_P, VCC_FV331_P, VCC_FV332_P, VCC_FV333_P, VCC_FV334_P, VCC_FV335_P, VCC_FV336_P, VCC_FV337_P, VCC_FV338_P, VCC_FV339_P, VCC_FV340_P, VCC_FV341_P, VCC_FV342_P, VCC_FV343_P, VCC_FV344_P, VCC_FV345_P, VCC_FV346_P, VCC_FV347_P, VCC_FV348_P, VCC_FV349_P, VCC_FV350_P, VCC_FV351_P, VCC_FV352_P, VCC_FV353_P, VCC_FV354_P, VCC_FV355_P, VCC_FV356_P, VCC_FV357_P, VCC_FV358_P, VCC_FV359_P, VCC_FV360_P, VCC_FV361_P, VCC_FV362_P, VCC_FV363_P, VCC_FV364_P, VCC_FV365_P, VCC_FV366_P, VCC_FV367_P, VCC_FV368_P, VCC_FV369_P, VCC_FV370_P, VCC_FV371_P, VCC_FV372_P, VCC_FV373_P, VCC_FV374_P, VCC_FV375_P, VCC_FV376_P, VCC_FV377_P, VCC_FV378_P, VCC_FV379_P, VCC_FV380_P, VCC_FV381_P, VCC_FV382_P, VCC_FV383_P, VCC_FV384_P, VCC_FV385_P, VCC_FV386_P, VCC_FV387_P, VCC_FV388_P, VCC_FV389_P, VCC_FV390_P, VCC_FV391_P, VCC_FV392_P, VCC_FV393_P, VCC_FV394_P, VCC_FV395_P, VCC_FV396_P, VCC_FV397_P, VCC_FV398_P, VCC_FV399_P, VCC_FV400_P, VCC_FV401_P, VCC_FV402_P, VCC_FV403_P, VCC_FV404_P, VCC_FV405_P, VCC_FV406_P, VCC_FV407_P, VCC_FV408_P, VCC_FV409_P, VCC_FV410_P, VCC_FV411_P, VCC_FV412_P, VCC_FV413_P, VCC_FV414_P, VCC_FV415_P, VCC_FV416_P, VCC_FV417_P, VCC_FV418_P, VCC_FV419_P, VCC_FV420_P, VCC_FV421_P, VCC_FV422_P, VCC_FV423_P, VCC_FV424_P, VCC_FV425_P, VCC_FV426_P, VCC_FV427_P, VCC_FV428_P, VCC_FV429_P, VCC_FV430_P, VCC_FV431_P, VCC_FV432_P, VCC_FV433_P, VCC_FV434_P, VCC_FV435_P, VCC_FV436_P, VCC_FV437_P, VCC_FV438_P, VCC_FV439_P, VCC_FV440_P, VCC_FV441_P, VCC_FV442_P, VCC_FV443_P, VCC_FV444_P, VCC_FV445_P, VCC_FV446_P, VCC_FV447_P, VCC_FV448_P, VCC_FV449_P, VCC_FV450_P, VCC_FV451_P, VCC_FV452_P, VCC_FV453_P, VCC_FV454_P, VCC_FV455_P, VCC_FV456_P, VCC_FV457_P, VCC_FV458_P, V


Note:
The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.
If other interface functions are to be added to the reference schematics,

Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
Date:	22.Power-PMIC_RK806-1		
File:	Thursday, September 15, 2022	Rev:	V2.1
Designed by:	Zhangtz	Reviewed by:	Deibut
Sheet:	21 of 43		


VDD_CPU_BIG0




VDD_CPU_BIG1



VDD_NPU



RTC IC



Address:Read A3H,Write A2H

Rockchip Confidential



Rackchip Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21



File: 23.Power_Ext Discrete/RTC IC


Date: Thursday, September 15, 2022 Rev: V2.1

Designed by: Zhangtz Reviewed by: Default Sheet: 22 of 43



LPDDR4/4X





Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	25 of 43
--------------	---------	--------------	---------	--------	----------


SPI Flash

Rockchip Confidential



Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21			
File:	43.Flash-SPI FLASH(Optional)			
Date:	Thursday, September 15, 2022		Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 26 of 43

MIPI-CSIO_RX







Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	47.VI-Camera_MIPI-CSI		
Date:	Thursday, September 15, 2022	Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Sheet: 27 of 43

HDMI TX0



Rockchip Confidential



Rockchip Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21




File:	50.VO-HDMI2.1 TX
--------------	-------------------------

Date:	Thursday, September 15, 2022	Rev:	V2.1
-------	------------------------------	------	------


Designed by:	Zhangdz	Reviewed by:		Sheet:	28 of 43
--------------	---------	--------------	--	--------	----------




Rockchip Confidential



Rockchip Confidential



RGMI Power Source	CFG EXT	CFG LDO[1:0]	
External 3.3V	1'b1	2'b00	
External 1.8V	1'b1	2'b10	
Internal 1.8V (default)	1'b0	2'b10	



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21

File: 67.Ethernet-GEPHY_RGMII0







Date: Thursday, September 15, 2022

Designed by: Zhangtz

Reviewed by: Default




Rev: V2.1

Sheet: 31 of 43




```
PCIE30_PORT0_REFCLKEN_IN
PCIE30_PORT0_REFCLKEN_IN
PCIE30_PORT0_TXOP
PCIE30_PORT0_TXON
PCIE30_PORT0_TXIN
PCIE30_PORT0_RXOP
PCIE30_PORT0_RXON
PCIE30_PORT0_RXIN
PCIE30_PORT0_RXIN
PCIE30X4_WAIREN_M1_L
PCIE30X4_PERRSTN_M1_L
PCIE30X4_CLKREQM_M1_L
```


No used, Just reserve




M.2 Power

<<PWM3_IR_M0
>>Power_LED_EN_H_GPIO3_B7
>>Ethernet_LED_EN_H_GPIO3_C0
>>HDD_LED_EN_H_GPIO3_C1
>>Power_LED-
>>WIFI_LED_EN_H
<< >>4G_LED



IR Receiver



Work_LED



Ethernet_LED



Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	90.IR Receiver/LED		
Date:	Thursday, September 15, 2022		Rev: V2.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	37 of 43		

Debug UART2

Option1



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21


File: 91.Debug UART/JTAG

Date: Thursday, September 15, 2022 Rev: V2.1



Designed by: Zhangtz Reviewed by: Default Sheet: 38 of 43

RECOVERY_Key

It is recommended to keep the circuit for the actual product update firmware



Reset_Key




Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	92.KEY		
Date:	Thursday, September 15, 2022		Rev: V2.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 39 of 43

<< SARADC_VIN5_HW_ID

HW_ID



SARADC_VIN1	Up Resistance	Down Resistance	AD value
HW_ID0	10K	DNP	4095
HW_ID1	10K	110K	3754
HW_ID2	20K	100K	3413
HW_ID3	33K	100K	3079
HW_ID4	18K	36K	2730
HW_ID5	36K	51K	2400
HW_ID6	51K	51K	2048
HW_ID7	51K	36K	1695
HW_ID8	36K	18K	1365
HW_ID9	100K	33K	1016
HW_ID10	100K	20K	683
HW_ID11	110K	10K	341
HW_ID12	DNP	10K	0

V10




V21

Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	93.HW_ID		
Date:	Thursday, September 15, 2022	Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:		40 of 43	



Pin1:DCD,<---,Data Carrier Detect
 Pin2:RXD,<---,Receive Data
 Pin3:TXD,<---,Transmit Data
 Pin4:DTR,<---,Data Terminal Ready
 Pin5:COM
 Pin6:DSR,<---,Data Set Ready
 Pin7:RTS,<---,Request to Send
 Pin8:CTS,<---,Clear to Send
 Pin9:RI ,<---,Ring Indicator



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21

File: 99.Mark/Hole/Heatsink

Date: Thursday, September 15, 2022 **Rev:** V2.1

Designed by: Zhangdz **Reviewed by:** Default **Sheet:** 43 of 43



HDMI2.0 RX



HPD:
Sink Side: Require output, Min 2.4V; Max 5.3V
Source Side: Require input and Detection.
Min 2.0V, Max: 5.3V

ShenZhen HugSun Technology Co., Ltd			
Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	49.HDMI IN		
Date:	Thursday, September 15, 2022	Rev:	V1.0
Designed by:	Wang	Sheet:	51 of 99

DisplayPort TX



ShenZhen HugSun Technology Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21

File: 51.DP

Date: Thursday, September 15, 2022 Rev: V1.0

Designed by: Wang Sheet: 51 of 99

