

Reference Schematics For RK3588S

RK3588S_Tablet_REF_SCH

Main Functions Introduction

- 1) Charger: 1Cell Battery_QC or 2Cell Battery_QC
- 2) PMIC: 1 x RK806-1+DiscretePower
- 3) RAM: 2 x 32bits LPDDR4/4x or 2 x 32bits LPDDR5
- 4) ROM: eMMC5.1(Default) or SPI Falsh
- 5) Support: 1 x Micro SD Card3.0
- 6) Support: 1 x Type-C 3.0(with DP function) +1 x USB2.0 HOST + 1 x USB3.0 HOST
- 7) Support: 2 x 4Lanes MIPI D/CPHY RX Camera
- 8) Support: 2 x 2Lanes MIPI DPHY RX Camera
- 9) Support: 1 x HDMI2.1 TX or 1 x eDP1.3 TX
- 10) Support: 2 x 4Lanes MIPI D/CPHY TX
- 11) Support: a/b/g/n/ac/ax 2T2R WIFI(PCIE) + BT5.0
Or: a/b/g/n/ac 2T2R WIFI(SDIO) + BT5.0
- 12) Support: 1 x Headphone + 2 x Speaker out + 1 x Analog MIC
- 13) Support: 2 x PDM MIC Array
- 14) Support: Gyroscope+G-sensor+Ambient Light+Proximity +Hall Sensor


Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RP01A		
File:	00.Cover Page		
Date:	Friday, November 14, 2025		Rev: V12
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:		1 of 40	

Revision History

Version	Date	By	Change Description	Approved
V1.01	20251021	WZH	First release REF form EDGE-RK3588S (Blueberry) 1:Add ES7210x2 6MIC and 2 AEC 2. Delete TF card, Add WiFi for ap6256 3. Delete MIPIC CSIX1 4. M.2 PCIE E-key change to M-Key 5. Add MIPI DSI backlight	

Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC_SYSIN	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO1	0.5A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin V37 Y37	1.8V or 3.3V	PMUIO2_1V8	VCC_1V8_S3	1.8V
EMMCIO	Pin V35 V36	1.8V Only	PMUIO2	VCC_1V8_S3	1.8V
	Pin AC35		EMMCIO_1V8	VCC_1V8_S0	1.8V
	Pin AC36				
VCCIO1	Pin H31	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AK11	1.8V or 3.3V	VCCIO2_1V8	VCC_1V8_S0	1.8V
	Pin AK10		VCCIO2	VCC_1Q_S0	1.8V/3.3V
VCCIO4	Pin G27 G28	1.8V or 3.3V	VCCIO4_1V8	VCC_1V8_S0	1.8V
	Pin G31		VCCIO4	VCC_3V3_S0	1.8V
VCCIO5	Pin AF35 AF36	1.8V or 3.3V	VCCIO5_1V8	VCC_1V8_S0	1.8V
	Pin AC33 AC34		VCCIO5	VCC_1V8_S0	1.8V
VCCIO6	Pin AJ34	1.8V or 3.3V	VCCIO6_1V8	VCC_1V8_S0	1.8V
	Pin AL33 AM33		VCCIO6	VCC_3V3_S0	3.3V

Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project: RP01A


File: 05.System Power Sequence

Date: Friday, November 14, 2025 Rev: V12

Designed by: Joseph Reviewed by: <Checker> Sheet: 5 of 40




PCIe/SATA Connector Diagram



PCIe Controller Configure Table


Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN


PCIe2.0 REFCLK




Note:
PCIE20_*_REFCLKP/N is output or input gpio
M*=Mean to M0 or M1 or M2,It's the same source,Just multiplex to M0 or M1 or M2,Only use one at the same time.

Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package







RK3588S (DDR PHY)




SOC RK3588S2

DDR FILTER



S0C RK3588S2



ShenZhen HugSun Technology Co., Ltd


Project:	RP01A
-----------------	--------------

File:	12.RK3588S DDR Controler
--------------	---------------------------------


Date:	Friday, November 14, 2025	Rev:	V1.0
-------	---------------------------	------	------

Designed by:	Wang	Sheet:	12 of 4
--------------	------	--------	---------

RK3588S (EMMCIO Domain)



RK3588S (VCCI02 Domain)




RK3588S (USB3.0/DP1.4)


USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	TYPEC x4Lane	SSTX 1P/1N SSTX 2P/2N SSRX 1P/1N SSRX 2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30:SSTX 1P/1N SSRX 1P/1N DP:Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:SSTX 2P/2N SSRX 2P/2N DP:Lane0 Lane1

DP Lane
Swap Off:
Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N
Swap On:
Lane0/1/2/3_TXdata mapping to Lane2/3/0/1_TXDP/N



RK3588S (USB2.0)



Note:

The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 24K ohm resistor.The VBUSDETpin voltage range <=3.3V.

Note:

TYPECO_USB20_OTG:
DP/DM:Must used for download
ID:According to demand,if not used,Leave floating
VBUSDET:Must provide
REXT:200ohm 1% resistor must be connected externally
Power: Must supply power

USB20_HOST0/USB20_HOST1:

If not used:
DP/DM:Leave floating
REXT:Leave floating

Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package

ShenZhen HugSun Technology Co., Ltd


Project:	RP01A		
File:	14.RK3588S_USB20/USB30/DP_PHY		
Date:	Friday, November 14, 2025	Rev:	V1.0
Designed by:	Wang	Sheet:	14 of 40

RK3588S (SARADC/OTP/TSADC)

SARADC_VIN1_KEY/RECOVERY
SARADC_VIN2
SARADC_VIN4





BOOT MODE CONFIG



Item	Rup	Rdown	ADC	BOOT MODE(saradc_in5)
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	20K	682	SD Card-USB
LEVEL3	100K	51K	1365	EMMC-USB
LEVEL4	100K	100K	2047	FSPI M0-USB
LEVEL5	100K	200K	2730	FSPI M1-USB
LEVEL6	100K	499K	3412	FSPI M2-USB
LEVEL7	100K	DNP	4095	FSPI M2-FSPI M0-EMMC -SD Card-USB

RK3588S (VCCIO1 Domain)



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

ShenZhen HugSun Technology Co., Ltd


Project: RP01A

File: 15.RK3588S_SARADC/1.8V GPIO

Date: Friday, November 14, 2025 Rev: V1.0

Designed by: Wang Sheet: 15 of 40

RK3588S (MIPI_DPHY CSI0 RX)




Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1


Note:
When in single clock lane mode, CLK0P/ON is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/ON is the clock lane of Data lane0 and Data lane1, while CLK1P/IN is the clock lane of Data lane2 and Data lane3.

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3588S (MIPI_D/C PHY0)




RK3588S (MIPI_D/C PHY1)



RK3588S (HDMI2.1 TX/eDP1.3 TX)

Note:


The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.



ShenZhen HugSun Technology Co., Ltd

Project:	RP01A		
File:	17.RK3588S_HDMI/eDP Interface		
Date:	Friday, November 14, 2025	Rev:	V1.0
Designed by:	Wang	Sheet:	17 of 40


RK3588S (PCIE20/SATA30/USB30)




PCIE2.0 PHY

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN


RK3588S (VCCIO4 Domain)




RK3588S (VCCIO6 Domain)




RK3588S (VCCIO5 Domain)








VCC5V0_DEVICE




PMIC1 RK806-1




PMIC RK806-1 BUCK



PMIC RK806-1 Managerment




PMIC RK806-1 LDO



ShenZhen HugSun Technology Co., Ltd			
Project:	RP01A		
File:	22.Power-PMIC_RK806-1		
Date:	Friday, November 14, 2025	Rev:	V1.0
Designed by:	Wang	Sheet:	22 of 40




RTC IC

I2C6_SDA
I2C6_SCL
RTC_INT_L






MIPI-DPHY0_RX

- >>MIPI_CSIO_RX_CLKP
- >>MIPI_CSIO_RX_CLKN
- >>MIPI_CSIO_RX_D0P
- >>MIPI_CSIO_RX_D0N
- >>MIPI_CSIO_RX_D1P
- >>MIPI_CSIO_RX_D1N
- >>MIPI_CSIO_RX_D2P
- >>MIPI_CSIO_RX_D2N
- >>MIPI_CSIO_RX_D3P
- >>MIPI_CSIO_RX_D3N
- >>MIPI_CAM4_CLKROUT
- >>I2C7_SDA_M0
- >>I2C7_SCL_M0
- >>MIPI_CAM1_RST_L
- >>MIPI_CAM1_PDN_L




MIPI-DPHY1_RX


- >>MIPI_CS11_RX_D0P
- >>MIPI_CS11_RX_D0N
- >>MIPI_CS11_RX_D1P
- >>MIPI_CS11_RX_D1N
- >>MIPI_CS11_RX_CLKOP
- >>MIPI_CS11_RX_CLKON
- >>MIPI_CS11_RX_D2P
- >>MIPI_CS11_RX_D2N
- >>MIPI_CS11_RX_D3P
- >>MIPI_CS11_RX_D3N
- >>I2C2_SDA_M0
- >>I2C2_SCL_M0
- >>MIPI_CAM2_RST_L
- >>MIPI_CAM2_PDN_L
- >>MIPI_CAM3_CLKROUT





ShenZhen HugSun Technology Co., Ltd

Project:	RP01A		
File:	26.CAM MIPI CSI_DPHY-RX		
Date:	Friday, November 14, 2025	Rev:	V1.0
Designed by:	Wang	Sheet:	26 of 40







This reference circuit use TYPE C by default
If the project needs TYPE A, you must replace the library with TYPE A.





CODEC





MIC IN








Rockchip Confidential








Reset_Key





PWR_Key




ShenZhen HugSun Technology Co., Ltd			
Project:	RP01A		
File:	33.KEY Array		
Date:	Friday, November 14, 2025	Rev:	V1.0
Designed by:	Wang	Sheet:	33 of 40

UART Debug













ShenZhen HugSun Technology Co., Ltd			
Project:	RP01A		
File:	34.UART Debug		
Date:	Friday, November 14, 2025	Rev:	V1.0
Designed by:	Wang	Sheet:	34 of 40

SPI FLASH



ShenZhen HugSun Technology Co., Ltd			
Project:	RP01A		
File:	35.Flash-SPI FLASH(opt)		
Date:	Friday, November 14, 2025	Rev:	V1.0
Designed by:	Wang	Sheet:	35 of 40

MicroSD Card



1X1 WIFI
AP6181/AP6212/AP6330/AP6255/RTL8189ETV/RTL8723BS

OPTION	WIFI				BT	Crystals	VDDIO
	a	b/g/n	ac	5GHz			
AP6181	No	Yes	No	No	No	26MHz	1.71-3.6V
AP6212	No	Yes	No	No	Yes	26MHz	1.71-3.6V
AP6330	Yes	Yes	No	Yes	Yes	26MHz	1.2-2.9V
AP6255 AP6335	Yes	Yes	Yes	Yes	Yes	37.4MHz	1.71-3.63V
RTL8189ETV	No	Yes	No	No	No	40MHz On the module	3.3V
RTL8723BS	No	Yes	No	No	Yes	On the module	3.3V

OPTION	1	2	3	4	5
AP6181	Yes	Yes	No		
AP6212	Yes	Yes	No		
AP6330	Yes	Yes	No		
AP6335 AP6255	Yes	Yes	Yes		
RTL8189ETV MODULE	No	No	No		
RTL8723BS	No	No	No		


Default:AP6255

Note:
Yes:框内要贴
No:框内不贴


Rockchip Confidential

Shenzhen HugSun Technology Co., Ltd			
Project:	RP01A		
File:	36.WIFI		
Date:	Friday, November 14, 2025	Rev:	V1.0
Designed by:	Wang	Sheet:	36 of 40






eMMC Flash




EMMC_B153_2L
BGA153_13R00X11R50X0R90_2L




Note:
C4010 Must be
close to Pin M6

DRAM-LPDDR5_2X32bit


```
Power Sequence: VDD1>VDD2H>=VDD2L>VDDQ-200mV
VDD1: 1.70V--1.95V,Power for core1.
VDD2H:1.01V--1.12V,Power for core2 and Input Buffer.
VDD2L:0.87V--0.97V,Power for core2 and Input Buffer..
VDDQ: 0.47V--0.57V,Power for I/O Buffer.
```




PCB Mark Point



Mechanical Hole



Heatsink



Shield

ShenZhen HugSun Technology Co., Ltd			
Project:	RP01A		
File:	40.Mark/Heatsink		
Date:	Monday, November 17, 2025	Rev:	V1.0
Designed by:	Wang	Sheet:	40 of 40