Skip to main content
ItemContent
Product No.V01-RK3588S
VersionV1.0
Release Date2026-03-29
Effective Date2026-03-29
Document StatusUnder Revision
Prepared byWang Zhihai
Reviewed by
Confidentiality LevelPublic
VersionRelease DateUpgrade Record
V1.02026-03-29First release

1. Product Introduction

RK3588S is a cost-effective flagship chip from Rockchip, built on 8nm process. It features an 8-core CPU (4×Cortex-A76 + 4×Cortex-A55). The chip supports 8K@60fps video output and decoding, and integrates a 6.0 TOPS NPU, capable of meeting edge computing requirements for most terminal devices.
V01-RK3588S is designed as a core board. All functional interfaces are led out to a DDR4 SO-DIMM connector for easy use and development, delivering an efficient solution for intelligent devices.

2. Specifications

Product Specifications

ItemSpecifications
CPURK3588S Octa-core (Cortex-A76 + Cortex-A55), up to 2.4GHz
GPUMali-G610; Supports OpenGL ES 1.1/2.0/3.2, OpenCL 2.2, Vulkan 1.2  Built-in high-performance 2D acceleration hardware
DDRLPDDR4X; Optional: 4GB / 8GB / 16GB
NPU6.0 TOPS
Operating SystemAndroid / Debian / Buildroot / Ubuntu (User self-development)
Onboard StorageSupports eMMC 5.1, SDIO 3.0  Optional: 16GB / 32GB / 64GB / 128GB
Interface Type260-Pin DDR4 SO-DIMM
PCIePCIe 2.0 ×2 Lanes (Shared with SATA and USB 3.0)
SATA2 × SATA 3.0 (Shared with PCIe and USB 3.0)
USB OTG1 × Type-C (USB3.0 + USB2.0 OTG) with DP output
USB Host1 × USB3.0 Host (Shared with PCIe & SATA) + 2 × USB2.0 Host
HDMI1 × HDMI 2.1 (8K), shared with EDP
EDP1 × 4-Lane EDP, shared with HDMI
MIPI TX2 × MIPI D/C PHY
MIPI RX1 × MIPI D/C PHY + 2 × 4-Lane MIPI DPHY (Compatible with 4 × 2-Lane)
SDMMC1 × SDMMC 2.0/3.0
SDIO1 × SDIO 3.0
RGMII1 × RGMII
ADC4 × ADC
UART9 × TTL UART + 1 × Debug UART
PWM16 × PWM
I2C9 × I2C
SPI6 × SPI
I2S4 × I2S
Power Supply4.0V, 3A
Max Power Consumption10W
Net WeightPCBA: 16g
Dimensions69.6 mm × 58.21 mm
Operating Temperature-20℃ ~ 60℃
Storage Temperature-20℃ ~ 70℃
Operating Humidity20% ~ 85% RH (Non-condensing)
Storage Humidity5% ~ 90% RH (Non-condensing)

3.Product Schematic Diagram

image-2026-4-10_14-59-5.png

image-2026-4-10_14-59-58.png

4. Interface Definition

Top Layer Pin Definition

PINFunction 1Function 2Function 3Remarks
1GNDGND
3HDMI0_TX_SBDNHDMI0_TX_SBDN
5HDMI0_TX_SBDPHDMI0_TX_SBDP
7GNDGND
9HDMI0_TX3NHDMI0_TX3N
11HDMI0_TX3PHDMI0_TX3P
13GNDGND
15HDMI0_TX0NHDMI0_TX0N
17HDMI0_TX0P_HDMI0_TX0P_
19GNDGND
21HDMI0_TX1NHDMI0_TX1N
23HDMI0_TX1PHDMI0_TX1P
25GNDGND
27HDMI0_TX2NHDMI0_TX2N
29HDMI0_TX2PHDMI0_TX2P
31GNDGND
33TYPEC0_SBU2TYPEC0_SBU2
35TYPEC0_SBU1TYPEC0_SBU1
37TYPEC0_SSRX1NTYPEC0_SSRX1N
39TYPEC0_SSRX1PTYPEC0_SSRX1P
41GNDGND
43TYPEC0_SSTX1PDP0_TX1P
45TYPEC0_SSTX1NDP0_TX1N
47GNDGND
49TYPEC0_SSRX2NDP0_TX2N
51TYPEC0_SSRX2PDP0_TX2P
53GNDGND
55TYPEC0_SSTX2PDP0_TX3P
57TYPEC0_SSTX2NDP0_TX3N
59GNDGND
61MIPI_DPHY1_TX_D0NMIPI_CPHY1_TX_TRIO0_A
63MIPI_DPHY1_TX_D0PMIPI_CPHY1_TX_TRIO0_B
65GNDGND
67MIPI_DPHY1_TX_D1NMIPI_CPHY1_TX_TRIO0_C
69MIPI_DPHY1_TX_D1PMIPI_CPHY1_TX_TRIO1_A
71GNDGND
73MIPI_DPHY1_TX_CLKNMIPI_CPHY1_TX_TRIO1_B
75MIPI_DPHY1_TX_CLKPMIPI_CPHY1_TX_TRIO1_C
77GNDGND
79MIPI_DPHY1_TX_D2NMIPI_CPHY1_TX_TRIO2_A
81MIPI_DPHY1_TX_D2PMIPI_CPHY1_TX_TRIO2_B
83GNDGND
85MIPI_DPHY1_TX_D3NMIPI_CPHY1_TX_TRIO2_C
87MIPI_DPHY1_TX_D3P
89GNDGND
91MIPI_DPHY1_RX_D0NMIPI_CPHY1_RX_TRIO0_A
93MIPI_DPHY1_RX_D0PMIPI_CPHY1_RX_TRIO0_B
95MIPI_DPHY1_RX_D1NMIPI_CPHY1_RX_TRIO0_C
97MIPI_DPHY1_RX_D1PMIPI_CPHY1_RX_TRIO1_A
99GNDGND
101MIPI_DPHY1_RX_CLKNMIPI_CPHY1_RX_TRIO1_B
103MIPI_DPHY1_RX_CLKPMIPI_CPHY1_RX_TRIO1_C
105GNDGND
107MIPI_DPHY1_RX_D2NMIPI_CPHY1_RX_TRIO2_A
109MIPI_DPHY1_RX_D2PMIPI_CPHY1_RX_TRIO2_B
111MIPI_DPHY1_RX_D3NMIPI_CPHY1_RX_TRIO2_C
113MIPI_DPHY1_RX_D3P
115GNDGND
117MIPI_DPHY0_TX_D0NMIPI_CPHY0_TX_TRIO0_A
119MIPI_DPHY0_TX_D0PMIPI_CPHY0_TX_TRIO0_B
121GNDGND
123MIPI_DPHY0_TX_D1NMIPI_CPHY0_TX_TRIO0_C
125MIPI_DPHY0_TX_D1PMIPI_CPHY0_TX_TRIO1_A
127GNDGND
129MIPI_DPHY0_TX_CLKNMIPI_CPHY0_TX_TRIO1_B
131MIPI_DPHY0_TX_CLKPMIPI_CPHY0_TX_TRIO1_C
133GNDGND
135MIPI_DPHY0_TX_D2NMIPI_CPHY0_TX_TRIO2_A
137MIPI_DPHY0_TX_D2PMIPI_CPHY0_TX_TRIO2_B
139GNDGND
141MIPI_DPHY0_TX_D3NMIPI_CPHY0_TX_TRIO2_C
143MIPI_DPHY0_TX_D3P
145GNDGND
147MIPI_CSI0_RX_D0N
149MIPI_CSI0_RX_D0P
151MIPI_CSI0_RX_D1N
153MIPI_CSI0_RX_D1P
155GNDGND
157MIPI_CSI0_RX_CLK0N
159MIPI_CSI0_RX_CLK0P
161GNDGND
163MIPI_CSI0_RX_D2N
165MIPI_CSI0_RX_D2P
167MIPI_CSI0_RX_D3N
169MIPI_CSI0_RX_D3P
171GNDGND
173MIPI_CSI0_RX_CLK1P
175MIPI_CSI0_RX_CLK1N
177GNDGND
179MIPI_CSI1_RX_CLK1P
181MIPI_CSI1_RX_CLK1N
183GNDGND
185MIPI_CSI1_RX_D2N
187MIPI_CSI1_RX_D2P
189MIPI_CSI1_RX_D3P
191MIPI_CSI1_RX_D3N
193GNDGND
195MIPI_CSI1_RX_CLK0P
197MIPI_CSI1_RX_CLK0N
199GNDGND
201MIPI_CSI1_RX_D0N
203MIPI_CSI1_RX_D0P
205MIPI_CSI1_RX_D1N
207MIPI_CSI1_RX_D1P
209GNDGND
211PCIE20_0_REFCLKP
213PCIE20_0_REFCLKN
215GNDGND
217PCIE20_0_RXNSATA30_0_RXN
219PCIE20_0_RXPSATA30_0_RXP
221GNDGND
223PCIE20_0_TXNSATA30_0_TXN
225PCIE20_0_TXPSATA30_0_TXP
227GNDGND
229PCIE20_2_REFCLKN
231PCIE20_2_REFCLKP
233GND
235PCIE20_2_TXPUSB30_2_SSTXPSATA30_2_TXP
237PCIE20_2_TXNUSB30_2_SSTXNSATA30_2_TXN
239GND
241PCIE20_2_RXPUSB30_2_SSRXPSATA30_2_RXP
243PCIE20_2_RXNUSB30_2_SSRXNSATA30_2_RXN
245GNDGND
247GNDGND
249POWER4.0V Power Input
251POWER4.0V Power Input
253POWER4.0V Power Input
255POWER4.0V Power Input
257GNDGND
259GNDGND

底层pin脚定义

PINFunction 1IO VoltageFunction 2Function 3Function 4Function 5Function 6Function 7
2GNDGND
4SDMMC_CLK1.8V/3.3VUART5_TX_M0MCU_JTAG_TMS_M0PDM1_CLK0_M0CAN0_RX_M1TEST_CLKOUT_M0GPIO4_D5_d
6SDMMC_CMD1.8V/3.3VUART5_RX_M0MCU_JTAG_TCK_M0PDM1_CLK1_M0CAN0_TX_M1PWM7_IR_M1GPIO4_D4_u
8SDMMC_D01.8V/3.3VUART2_TX_M1JTAG_TCK_M1PDM1_SDI3_M0I2C3_SCL_M4PWM8_M1GPIO4_D0_u
10SDMMC_D11.8V/3.3VUART2_RX_M1JTAG_TMS_M1PDM1_SDI2_M0I2C3_SDA_M4PWM9_M1GPIO4_D1_u
12SDMMC_D21.8V/3.3VUART5_CTSN_M0JTAG_TCK_M0PDM1_SDI1_M0I2C8_SCL_M0GPIO4_D2_u
14SDMMC_D31.8V/3.3VUART5_RTSN_M0JTAG_TMS_M0PDM1_SDI0_M0I2C8_SDA_M0PWM10_M1GPIO4_D3_u
16GND
18USB 2.0 Host0 DP
20USB 2.0 Host0 DM
22USB 2.0 Host1 DP
24USB 2.0 Host1 DM
26GND
28TYPEC0_OTG_DP
30TYPEC0_OTG_DM
32GND
34ADC_VIN0_BOOTMaskrom
36RECOVERYSARADC_VIN1_KEY
38SARADC_VIN2
40SARADC_VIN3
42PWRON_LPWRON_L
44VCC_3V3_S03.3V Power Output
46VCCIO6VCCIO6 Power Input
48VCC1V8_PMU_DDR_S31.8V Power Output
50GND
52GPIO4_A0_dVCCIO6CIF_D0BT1120_D0PCIE20X1_1_CLKREQN_M1I2S1_MCLK_M0UART9_RTSN_M1SPI0_MISO_M1
54GPIO4_A1_dVCCIO6CIF_D1BT1120_D1PCIE20X1_1_WAKEN_M1I2S1_SCLK_M0UART9_CTSN_M1SPI0_MOSI_M1
56GPIO4_A2_dVCCIO6CIF_D2BT1120_D2PCIE20X1_1_PERSTN_M1I2S1_LRCK_M0SPI0_CLK_M1
58GPIO4_A3_dVCCIO6CIF_D3BT1120_D3UART0_TX_M2
60GPIO4_A4_dVCCIO6CIF_D4BT1120_D4I2C3_SCL_M2UART0_RX_M2SPI2_MISO_M1
62GPIO4_A5_dVCCIO6CIF_D5BT1120_D5I2S1_SDI0_M0I2C3_SDA_M2UART3_TX_M2SPI2_MOSI_M1
64GPIO4_A6_dVCCIO6CIF_D6BT1120_D6I2S1_SDI1_M0I2C5_SCL_M2UART3_RX_M2SPI2_CLK_M1
66GPIO4_A7_dVCCIO6CIF_D7BT1120_D7I2S1_SDI2_M0I2C5_SDA_M2SPI2_CS0_M1
68GPIO4_B0_dVCCIO6CIF_CLKINBT1120_CLKOUTI2S1_SDI3_M0I2C6_SDA_M3UART8_TX_M0SPI2_CS1_M1
70GPIO4_B1_uVCCIO6MIPI_CAMERA0_CLK_M0I2S1_SDO0_M0I2C6_SCL_M3UART8_RX_M0SPI0_CS1_M1SPDIF1_TX_M1
72GPIO4_B2_uVCCIO6CIF_HREFBT1120_D8PCIE20X1_1_BUTTON_RSTNI2S1_SDO1_M0I2C7_SCL_M3UART8_RTSN_M0
74GPIO4_B3_uVCCIO6CIF_VSYNCBT1120_D9PCIE20X1_2_BUTTON_RSTNI2S1_SDO2_M0I2C7_SDA_M3UART8_CTSN_M0
76GPIO4_B4_uVCCIO6CIF_CLKOUTBT1120_D10SPDIF0_TX_M1I2S1_SDO3_M0DP0_HPDIN_M0UART9_TX_M1
78GPIO4_B5_uVCCIO6BT1120_D11SPI3_MISO_M1PWM12_M1UART9_RX_M1
80GPIO4_B6_uVCCIO6BT1120_D12SPI3_MOSI_M1PWM13_M1I2C5_SCL_M1SATA0_ACT_LED_M0
82GPIO4_B7_uVCCIO6BT1120_D13SPI3_CLK_M1HDMI_TX0_SCL_M0I2C5_SDA_M1
84GPIO4_C0_uVCCIO6BT1120_D14SPI3_CS0_M1HDMI_TX0_SDA_M0I2C8_SCL_M3
86GPIO4_C1_dVCCIO6BT1120_D15SPI3_CS1_M1HDMI_TX0_CEC_M0I2C8_SDA_M3PWM6_M1SPDIF1_TX_M2
88GNDGND
90ADC_DET1.8VGPIO3_D1_dCIF_D13SPI0_MISO_M3UART4_TX_M1PCIE20X1_2_PERSTN_M0
92ACC_Det1.8VGPIO3_C7_uCIF_D11SPI3_MOSI_M3I2C5_SCL_M0PCIE20X1_2_CLKREQN_M0
94MFI_RST1.8VGPIO3_C6_uCIF_D10SPI3_MISO_M3
96USB_SW1.8VGPIO3_D0_uCIF_D12SPI3_CLK_M3I2C5_SDA_M0UART4_RX_M1PCIE20X1_2_WAKEN_M0
98Uart5_TX_M11.8VGPIO3_C4_uCIF_D8SPI3_CS0_M3FSPI_CS0N_M2UART5_TX_M1CAN2_RX_M0
100Uart5_RX_M11.8VGPIO3_C5_uCIF_D9SPI3_CS1_M3FSPI_CS1N_M2UART5_RX_M1CAN2_TX_M0